参数资料
型号: APA600-FG676
厂商: Microsemi SoC
文件页数: 13/178页
文件大小: 0K
描述: IC FPGA PROASIC+ 600K 676-FBGA
标准包装: 40
系列: ProASICPLUS
RAM 位总计: 129024
输入/输出数: 454
门数: 600000
电源电压: 2.3 V ~ 2.7 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 676-BGA
供应商设备封装: 676-FBGA(27x27)
ProASICPLUS Flash Family FPGAs
v5.9
2-1
General Description
Routing Resources
The routing structure of ProASICPLUS devices is designed
to provide high performance through a flexible four-
level hierarchy of routing resources: ultra-fast local
resources, efficient long-line resources, high-speed, very
long-line
resources,
and
high
performance
global
networks.
The ultra-fast local resources are dedicated lines that
allow the output of each tile to connect directly to every
input of the eight surrounding tiles (Figure 2-1).
The efficient long-line resources provide routing for
longer distances and higher fanout connections. These
resources vary in length (spanning 1, 2, or 4 tiles), run
both vertically and horizontally, and cover the entire
ProASICPLUS device (Figure 2-2 on page 2-2). Each tile can
drive signals onto the efficient long-line resources, which
can in turn access every input of every tile. Active buffers
are inserted automatically by routing software to limit
the loading effects due to distance and fanout.
The high-speed, very long-line resources, which span the
entire device with minimal delay, are used to route very
long or very high fanout nets. (Figure 2-3 on page 2-3).
The high-performance global networks are low-skew,
high fanout nets that are accessible from external pins or
from internal logic (Figure 2-4 on page 2-4). These nets
are typically used to distribute clocks, resets, and other
high fanout nets requiring a minimum skew. The global
networks are implemented as clock trees, and signals can
be introduced at any junction. These can be employed
hierarchically with signals accessing every input on all
tiles.
Figure 2-1 Ultra-Fast Local Resources
L
Inputs
Output
Ultra-Fast
Local Lines
(connects a tile to the
adjacent tile, I/O buffer,
or memory block)
L
LL
相关PDF资料
PDF描述
ASM44DSES-S243 CONN EDGECARD 88POS .156 EYELET
FMM22DSEF CONN EDGECARD 44POS .156 EYELET
APA600-FGG676 IC FPGA PROASIC+ 600K 676-FBGA
M1AFS600-1FGG484K IC FPGA 4MB FLASH 600K 484-FBGA
M1AFS600-1FG484K IC FPGA 4MB FLASH 600K 484-FBGA
相关代理商/技术参数
参数描述
APA600-FG676I 功能描述:IC FPGA PROASIC+ 600K 676-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASICPLUS 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
APA600-FG896A 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Automotive-Grade ProASIC Flash Family FPGAs
APA600-FGB 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA600-FGES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA600-FGG256 功能描述:IC FPGA PROASIC+ 600K 256-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASICPLUS 产品培训模块:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色产品:Cyclone? IV FPGAs 标准包装:60 系列:CYCLONE® IV GX LAB/CLB数:9360 逻辑元件/单元数:149760 RAM 位总计:6635520 输入/输出数:270 门数:- 电源电压:1.16 V ~ 1.24 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:484-BGA 供应商设备封装:484-FBGA(23x23)