参数资料
| 型号： | AT25256B-XHL-T |
| 厂商： | Atmel |
| 文件页数： | 7/24页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 256KBIT 20MHZ 8TSSOP |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 256K (32K x 8) |
| 速度： | 5MHz，10MHz，20MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 剪切带 (CT) |
| 其它名称： | AT25256B-XHL-TCT |
Atmel AT25128B/256B
3.
Functional Description
The Atmel ? AT25128B/256B is designed to interface directly with the synchronous serial peripheral interface (SPI)
of the 6800 type series of microcontrollers.
The AT25128B/256B utilizes an 8-bit instruction register. The list of instructions and their operation codes are con-
tained in Table 3-1 . All instructions, addresses, and data are transferred with the MSB first and start with a high-to-
low CS transition.
Table 3-1.
Instruction Set for Atmel AT25128B/256B
Instruction Name
WREN
WRDI
RDSR
WRSR
READ
WRITE
Instruction Format
0000 X110
0000 X100
0000 X101
0000 X001
0000 X011
0000 X 010
Operation
Set Write Enable Latch
Reset Write Enable Register
Read Status Register
Write Status Register
Read Data from Memory Array
Write Data to Memory Array
WRITE ENABLE (WREN): The device will power-up in the write disable state when V CC is applied. All program-
ming instructions must therefore be preceded by a Write Enable instruction.
WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables
all programming modes. The WRDI instruction is independent of the status of the WP pin.
READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register.
The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the
Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR
instruction.
Table 3-2.
Status Register Format
Bit 7
WPEN
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
BP1
Bit 2
BP0
Bit 1
WEN
Bit 0
RDY
Table 3-3.
Bit
Bit 0 (RDY)
Bit 1 (WEN)
Bit 2 (BP0)
Bit 3 (BP1)
Read Status Register Bit Definition
Definition
Bit 0 = “0” (RDY) indicates the device is ready
Bit 0 = “1” indicates the write cycle is in progress
Bit 1 = 0 indicates the device is not write enabled
Bit 1 = “1” indicates the device is write enabled
See Table 3-4 on page 8
See Table 3-4 on page 8
Bits 4 – 6 are 0s when device is not an internal write cycle
Bit 7 (WPEN)
See Table 3-5 on page 8
Bits 0 – 7 are “1”s during an internal write cycle
7
8698C–SEEPR–8/11
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX32-BG329 | IC FPGA SX 48K GATES 329-BGA |
| RSC60DRTI-S13 | CONN EDGECARD 120POS .100 EXTEND |
| RMC60DRTI-S13 | CONN EDGECARD 120PS .100 EXTEND |
| A54SX32-BGG329 | IC FPGA SX 48K GATES 329-BGA |
| EP4CGX50DF27C7 | IC CYCLONE IV GX FPGA 50K 672FBG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT25256B-XHL-T SL901 | 制造商:Atmel Corporation 功能描述:IC EEPROM 256KBIT 20MHZ 8TSSOP |
| AT25256C1-10CC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CC-1.8 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CC-2.7 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
发布紧急采购，3分钟左右您将得到回复。