参数资料
| 型号： | AT25256B-XHL-T |
| 厂商： | Atmel |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 256KBIT 20MHZ 8TSSOP |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 256K (32K x 8) |
| 速度： | 5MHz，10MHz，20MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 剪切带 (CT) |
| 其它名称： | AT25256B-XHL-TCT |
Atmel AT25128B/256B
WRITE SEQUENCE (WRITE): In order to program the Atmel ? AT25128B/256B, two separate instructions must be
executed. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write instruc-
tion may be executed. Also, the address of the memory location(s) to be programmed must be outside the
protected address field location selected by the Block Write Protection Level. During an internal write cycle, all
commands will be ignored except the RDSR instruction.
A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the Write
op-code is transmitted via the SI line followed by the byte address and the data (D7 - D0) to be programmed (see
Table 3-6 for the address key). Programming will start after the CS pin is brought high. (The Low-to-High transition
of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.
The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) Instruction. If
Bit 0 = 1, the Write cycle is still in progress. If Bit 0 = 0, the Write cycle has ended. Only the Read Status Register
instruction is enabled during the Write programming cycle.
The AT25128B/256B is capable of a 64-byte Page Write operation. After each byte of data is received, the six low
order address bits are internally incremented by one; the high order bits of the address will remain constant. If
more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be
overwritten. The AT25128B/256B is automatically returned to the write disable state at the completion of a Write
cycle.
Note:
If the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby
state, when CS is brought high. A new CS falling edge is required to re-initiate the serial communication.
Table 3-6.
Address Key
Address
A N
Don’t Care Bits
Atmel AT25128B
A 13 ? A 0
A 15 ? A 14
Atmel AT25256B
A 14 ? A 0
A 15
9
8698C–SEEPR–8/11
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX32-BG329 | IC FPGA SX 48K GATES 329-BGA |
| RSC60DRTI-S13 | CONN EDGECARD 120POS .100 EXTEND |
| RMC60DRTI-S13 | CONN EDGECARD 120PS .100 EXTEND |
| A54SX32-BGG329 | IC FPGA SX 48K GATES 329-BGA |
| EP4CGX50DF27C7 | IC CYCLONE IV GX FPGA 50K 672FBG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT25256B-XHL-T SL901 | 制造商:Atmel Corporation 功能描述:IC EEPROM 256KBIT 20MHZ 8TSSOP |
| AT25256C1-10CC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CC-1.8 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CC-2.7 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25256C1-10CI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
发布紧急采购，3分钟左右您将得到回复。