- 您现在的位置：买卖IC网 > PDF目录295111 > AT40KEL040KZ1SB (ATMEL CORP) FPGA, 2304 CLBS, 50000 GATES, PQFP256 PDF资料下载
参数资料
| 型号： | AT40KEL040KZ1SB |
| 厂商： | ATMEL CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 2304 CLBS, 50000 GATES, PQFP256 |
| 封装： | MQFP-256 |
| 文件页数： | 2/42页 |
| 文件大小： | 670K |
| 代理商： | AT40KEL040KZ1SB |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
10
AT40KEL040
4155G–AERO–05/05
Figure 6. Some Single Cell Modes
LUT
2:1
MUX
LUT
DQ
Q
Q (Registered)
DQ
Synthesis Mode. This mode is particularly important for
the use of VHDL design. VHDL Synthesis tools generally
will produce as their output large amounts of random logic
functions. Having a 4-input LUT structure gives efficient
random logic optimization without the delays associated
with larger LUT structures. The output of any cell may be
registered, tri-stated and/or fed back into a core cell.
Arithmetic Mode is frequently used in many designs.
As can be seen in the figure, the AT40KEL040 core cell
can implement a 1-bit full adder (2-input adder with both
Carry In and Carry Out) in one core cell. Note that the
sum output in this diagram is registered. This output could
then be tri-stated and/or fed back into the cell.
DSP/Multiplier Mode. This mode is used to efficiently
implement array multipliers. An array multiplier is an array
of bitwise multipliers, each implemented as a full adder
with an upstream AND gate. Using this AND gate and the
diagonal interconnects between cells, the array multiplier
structure fits very well into the AT40K architecture.
Counter Mode. Counters are fundamental to almost all
digital designs. They are the basis of state machines,
timing chains and clock dividers. A counter is essentially
an increment by one function (i.e., an adder), with the
input being an output (or a decode of an output) from the
previous stage. A 1-bit counter can be implemented in one
core cell. Again, the output can be registered, tri-stated
and/or fed back.
Tri-state/Mux Mode. This mode is used in many
telecommunications applications, where data needs to be
routed through more than one possible path. The output of
the core cell is very often tri-statable for many inputs to
many outputs data switching.
A
B
C
D
A
B
C
A
B
C
D
A
B
C
EN
Q
SUM (Registered)
SUM
and/or
PRODUCT
or
CARRY
PRODUCT (Registered)
CARRY
CARRY IN
and/or
or
and/or
相关PDF资料 |
PDF描述 |
|---|---|
| AT89C2051-12SCT/R | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PDSO20 |
| AT89C51-24JCT/R | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQCC44 |
| AT89C55-12JA | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQCC44 |
| AT90-1263TR | 0 MHz - 3000 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.8 dB INSERTION LOSS-MAX |
| AT90S1200A-4YI | 8-BIT, FLASH, 4 MHz, RISC MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT40K-FFT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:AT40K-FFT [Updated 8/98. 8 Pages] Fast fourier transform Intellectual Property Core for AT40K FPGAs |
| AT40KFL040 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-E | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-SCC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KZ1-E | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
发布紧急采购，3分钟左右您将得到回复。