- 您现在的位置：买卖IC网 > PDF目录295111 > AT40KEL040KZ1SB (ATMEL CORP) FPGA, 2304 CLBS, 50000 GATES, PQFP256 PDF资料下载
参数资料
| 型号： | AT40KEL040KZ1SB |
| 厂商： | ATMEL CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 2304 CLBS, 50000 GATES, PQFP256 |
| 封装： | MQFP-256 |
| 文件页数： | 20/42页 |
| 文件大小： | 670K |
| 代理商： | AT40KEL040KZ1SB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
27
AT40KEL040
4155G–AERO–05/05
AC Timing
Characteristics
Clocks and Reset Input buffers are measured from a V
IH of 1.5V at the input pad to the internal VIH of 50% of VCC.
Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.
Notes:
1. CMOS buffer delays are measured from a V
IH of 1/2 VCC at the pad to the internal VIH at A. The input buffer load is constant.
2. Buffer delay is to a pad voltage of 1.5V with one output switching.
3. Parameter based on characterization and simulation; not tested in production.
4. Exact power calculation is available in Atmel FPGA Designer software.
Cell Function
Parameter
Path
Value
Units
Notes
Global Clocks and Set/Reset
GCK Input buffer
t
PD (max)
pad -> clock
3.3
ns
rising edge clock
FCK Input buffer
t
PD (max)
pad -> clock
1.9
ns
rising edge clock
Clock column driver
t
PD (max)
clock -> colclk
1.7
ns
rising edge clock
Clock sector driver
t
PD (max)
colclk -> secclk
0.8
ns
rising edge clock
GSRN Input buffer
t
PD (max)
colclk -> secclk
10.3
ns
Global clock to output
t
PD (max)
clock pad -> out
21.3
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
Fast clock to output
t
PD (max)
clock pad -> out
19.9
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
相关PDF资料 |
PDF描述 |
|---|---|
| AT89C2051-12SCT/R | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PDSO20 |
| AT89C51-24JCT/R | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQCC44 |
| AT89C55-12JA | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQCC44 |
| AT90-1263TR | 0 MHz - 3000 MHz RF/MICROWAVE VARIABLE ATTENUATOR, 3.8 dB INSERTION LOSS-MAX |
| AT90S1200A-4YI | 8-BIT, FLASH, 4 MHz, RISC MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT40K-FFT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:AT40K-FFT [Updated 8/98. 8 Pages] Fast fourier transform Intellectual Property Core for AT40K FPGAs |
| AT40KFL040 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-E | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KW1-SCC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
| AT40KFL040KZ1-E | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Rad Hard Reprogrammable FPGAs with FreeRAM |
发布紧急采购，3分钟左右您将得到回复。