参数资料
| 型号： | BD3522EFV-E2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 16/21页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 4A HTSSOP-B20 |
| 标准包装： | 2,500 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 0.65 V ~ 2.7 V |
| 输入电压： | 0.7 V ~ 5.5 V |
| 稳压器数量： | 1 |
| 电流 - 输出： | 4A（最小） |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-HTSSOP-B |
| 包装： | 带卷 (TR) |
Substrate size: 70 × 70 × 1.6mm (substrate with thermal via)
● Heat Loss
Thermal design should allow operation within the following conditions. Note that the temperatures listed are the allowed
temperature limits, and thermal design should allow sufficient margin from the limits.
1. Ambient temperature Ta can be no higher than 100 ℃ .
2. Chip junction temperature (Tj) can be no higher than 150 ℃ .
Chip junction temperature can be determined as follows:
① Calculation based on ambient temperature (Ta)
Tj=Ta+ θ j-a × W
<Reference values>
θ j-a: HTSSOP-B20 125 ℃ /W 1-layer substrate (no copper foil area)
86.2 ℃ /W 1-layer substrate (copper foil area : 15mm × 15mm)
54.1 ℃ /W 2-layer substrate (copper foil area : 70mm × 70mm)
39.1 ℃ /W 2-layer substrate (copper foil area : 70mm × 70mm)
3
It is recommended to layout the VIA for heat radiation in the GND pattern of reverse (of IC) when there is the GND pattern in
the inner layer (in using multiplayer substrate). This package is so small (size: 6.5mm × 6.4mm) that it is not available to
layout the VIA in the bottom of IC. Spreading the pattern and being increased the number of VIA like the figure below enable
to get the superior heat radiation characteristic. (This figure is the image. It is recommended that the VIA size and the
number is designed suitable for the actual situation.).
Most of the heat loss that occurs in the BD3522EFV is generated from the output Nch FET. Power loss is determined by the
total V IN -Vo voltage and output current. Be sure to confirm the system input and output voltage and the output current
conditions in relation to the heat dissipation characteristics of the V IN and Vo in the design. Bearing in mind that heat
dissipation may vary substantially depending on the substrate employed (due to the power package incorporated in the
BD3522EFV) make certain to factor conditions such as substrate size into the thermal design.
Power consumption (W) =
Input voltage (VIN)- Output voltage (Vo) × Io(Ave)
Example) Where VIN=1.7V, VO=1.2V, Io(Ave) = 4A,
Power consumption (W) = 1.7(V)-1.2(V)
× 4.0(A)
= 2.0(W)
16/20
相关PDF资料 |
PDF描述 |
|---|---|
| BD35231HFN-TR | IC REG LDO 1.2V 2A HSON8 |
| BD3572HFP-TR | IC REG LDO ADJ .5A HRP5 |
| BD3951F-E2 | IC REG LDO 5V .15A 8SOP |
| BD4153FV-E2 | IC PWR MGMT SWITCH 24SSOP |
| BD4154FV-E2 | IC POWER SWITCH SSOP-B20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BD35230HFN | 制造商:ROHM 制造商全称:Rohm 功能描述:Nch FET Ultra LDOs for Desktop PCs |
| BD35230HFN-TR | 功能描述:低压差稳压器 - LDO LDO Reg Pos 1V 2A RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| BD35231HFN | 制造商:ROHM 制造商全称:Rohm 功能描述:Nch FET Ultra LDOs for Desktop PCs |
| BD35231HFN-TR | 功能描述:IC REG LDO 1.2V 2A HSON8 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正，固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降（标准）:1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4，D²Pak（3 引线+接片），TO-263AA 供应商设备封装:D2PAK-3 包装:管件 |
| BD3523HFN | 制造商:ROHM 制造商全称:Rohm 功能描述:Nch FET Ultra LDOs for Desktop PCs |
发布紧急采购，3分钟左右您将得到回复。