- 您现在的位置：买卖IC网 > Datasheet目录316 > BU99901GUZ-WE2 (Rohm Semiconductor)IC EEPROM 32KBIT 2WIRE VCSP Datasheet资料下载
参数资料
| 型号： | BU99901GUZ-WE2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 18/26页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 32KBIT 2WIRE VCSP |
| 标准包装： | 3,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 32K (4K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 6-XFBGA，CSPBGA |
| 供应商设备封装： | VCSP30L1 |
| 包装： | 带卷 (TR) |
BU99901GUZ-W (32Kbit)
Datasheet
● WP valid timing (write cancel)
WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP
valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte
write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of
data(in page write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don't care. Set the setup time to rise of D0 taken 100ns or more. The area from the rise of
SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR,
write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again.(Refer to Figure 41.)
After execution of forced end by WP standby status gets in, so there is no need to wait for tWR (5ms at maximum).
? Rise of D0 taken clock
SCL
SCL
? Rise of SDA
SDA
D1
D0
ACK
SDA
D0
ACK
Enlarged view
Enlarged view
C D7 D6 D5 D4 D3 D2 D1 D0 C
SDA
S
T Slave
A
R address
T
A A A
C Word
K address K K
L L L
Data
A
C
K
L
S
T
O
P
tWR
WP
WP cancel invalid area
WP cancel valid area
Data is not written.
Write forced end
Data not guaranteed
Figure 41. WP valid timing
● Command cancel by start condition and stop condition
During command input, by continuously inputting start condition and stop condition, command can be cancelled.
(Refer to Figure 42.)
However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop
condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by
start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not
determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in
succession, carry out random read cycle.
SCL
SDA
1
0
1
0
Start condition
Stop condition
Figure 42. Case of cancel by start, stop condition during slave address input
www.rohm.com
? 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111 ? 15 ? 001
18/23
TSZ02201-0R2R0G100280-1-2
4.SEP.2012 Rev.001
相关PDF资料 |
PDF描述 |
|---|---|
| BUK218-50DY,118 | TOPFET DUAL SWITCH D2PAK |
| BVL121200003N | BATTERY CHG UNIV 12VDC @ 1.2A |
| BVW241250003A | BATTERY CHG UNIV 24VDC @ 1.25A |
| C-14245 | RACKMOUNT INTERNAL CHASSIS |
| C-1555 | CABINET SLOPING PANEL PRESTIGE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU9H-103R25BL | 制造商:Coilcraft Inc 功能描述:Common mode choke, power line, RoHS |
| BU9H-1320R7BL | 制造商:Coilcraft Inc 功能描述:Common mode choke, power line, RoHS |
| BU9H-2011R6BL | 制造商:Coilcraft Inc 功能描述:Common mode choke, power line, RoHS |
| BU9H-2820R5BL | 制造商:Coilcraft Inc 功能描述:Common mode choke, power line, RoHS |
| BU9H-6011R0BL | 制造商:Coilcraft Inc 功能描述:Common mode choke, power line, RoHS |
发布紧急采购，3分钟左右您将得到回复。