- 您现在的位置：买卖IC网 > PDF目录255754 > BX80536GE2266FJ (INTEL CORP) 2260 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | BX80536GE2266FJ |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2260 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | FLIP CHIP, MICRO PGA-478 |
| 文件页数： | 13/30页 |
| 文件大小： | 887K |
| 代理商： | BX80536GE2266FJ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
20
Datasheet
Electrical Specifications
NOTES:
1. Refer to Table 4-5 for signal descriptions and termination requirements.
2. In processor systems where there is no debug port implemented on the system board, these signals are used
to support a debug port interposer. In systems with the debug port implemented on the system board, these
signals are no connects.
3. BPM[2:0]# and PRDY# are AGTL+ output only signals.
3.8
CMOS Signals
CMOS input signals are shown in Table 3-3. Legacy output FERR#, IERR# and other non-AGTL+
signals (THERMTRIP# and PROCHOT#) utilize Open Drain output buffers. These signals do not
have setup or hold time specifications in relation to BCLK[1:0]. However, all of the CMOS signals
are required to be asserted for at least three BCLKs in order for the processor to recognize them.
See Section 3.10 for the DC and AC specifications for the CMOS signal groups.
Table 3-3. FSB Pin Groups
Signal Group
Type
Signals1
AGTL+ Common Clock Input
Synchronous
to BCLK[1:0]
BPRI#, DEFER#, DPWR#, PREQ#, RESET#, RS[2:0]#,
TRDY#
AGTL+ Common Clock I/O
Synchronous
to BCLK[1:0]
ADS#, BNR#, BPM[3:0]#3, BR0#, DBSY#, DRDY#, HIT#,
HITM#, LOCK#, PRDY#3
AGTL+ Source Synchronous I/O
Synchronous
to assoc.
strobe
AGTL+ Strobes
Synchronous
to BCLK[1:0]
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
CMOS Input
Asynchronous
A20M#, DPSLP#, IGNNE#, INIT#, LINT0/INTR, LINT1/
NMI, PWRGOOD, SMI#, SLP#, STPCLK#
Open Drain Output
Asynchronous
FERR#, IERR#, PROCHOT#, THERMTRIP#
CMOS Output
Asynchronous
PSI#, VID[5:0], BSEL[1:0]
CMOS Input
Synchronous
to TCK
TCK, TDI, TMS, TRST#
Open Drain Output
Synchronous
to TCK
TDO
FSB Clock
Clock
BCLK[1:0], ITP_CLK[1:0]2
Power/Other
COMP[3:0], DBR#2, GTLREF, RSVD, TEST2, TEST1,
THERMDA, THERMDC, V
CC, VCCA, VCC
P, VCCQ[1:0],
VCC_SENSE, VSS, VSS_SENSE
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#
ADSTB[0]#
A[31:17]#
ADSTB[1]#
D[15:0]#, DINV0#
DSTBP0#, DSTBN0#
D[31:16]#, DINV1#
DSTBP1#, DSTBN1#
D[47:32]#, DINV2#
DSTBP2#, DSTBN2#
D[63:48]#, DINV3#
DSTBP3#, DSTBN3#
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61580G1-190S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G2-190Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G5-150S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G6-170Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580S0-140Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80536NC1700EJ | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 390 RISC 64-BIT 90NM 1.7GHZ 1.05V - Boxed Product (Development Kits) |
| BX80537T5500 S L9SH | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5500 64-Bit 65nm 1.66GHz 1.05V 478-Pin FCPGA6 |
| BX80537T5500 S L9U4 | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5500 64-Bit 65nm 1.66GHz 1.05V 478-Pin uFCPGA |
| BX80537T5600 S L9SG | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5600 64-Bit 65nm 1.83GHz 1.05V 478-Pin FCPGA6 |
| BX80537T5600 S L9U3 | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5600 64-Bit 65nm 1.83GHz 1.05V 478-Pin uFCPGA |
发布紧急采购，3分钟左右您将得到回复。