- 您现在的位置：买卖IC网 > PDF目录15868 > C8051F000-TB (Silicon Laboratories Inc)BOARD PROTOTYPING W/C8051F000 PDF资料下载
参数资料
| 型号： | C8051F000-TB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 20/171页 |
| 文件大小： | 0K |
| 描述： | BOARD PROTOTYPING W/C8051F000 |
| 标准包装： | 1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
16.2.4. Slave Receiver Mode
Serial data is received on SDA while the serial clock is received on SCL. First, a byte is received that contains an
address and data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a “WRITE”
operation. If the received address matches the slave’s assigned address (or a general call address is received) one or
more bytes of serial data are received from the master.
After each byte is received, an acknowledge bit is
transmitted by the slave. The master outputs START and STOP conditions to indicate the beginning and end of the
serial transfer.
16.3.
Arbitration
A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and
SDA lines remains high for a specified time. Two or more master devices may attempt to generate a START
condition at the same time. Since the devices that generated the START condition may not be aware that other
masters are contending for the bus, an arbitration scheme is employed. The master devices continue to transmit
until one of the masters transmits a HIGH level, while the other(s) master transmits a LOW level on SDA. The first
master(s) transmitting the HIGH level on SDA looses the arbitration and is required to give up the bus.
16.4.
Clock Low Extension
SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed
capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave
devices to communicate with faster masters. The slave can hold the SCL line LOW to extend the clock low period,
effectively decreasing the serial clock frequency.
16.5.
Timeouts
16.5.1. SCL Low Timeout
If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the
master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol
specifies that devices participating in a transfer must detect any clock cycle held low longer than 25ms as a
“timeout” condition. Devices that have detected the timeout condition must reset the communication no later than
10ms after detecting the timeout condition.
One of the MCU’s general-purpose timers, operating in 16-bit auto-reload mode, can be used to monitor the SCL
line for this timeout condition. Timer 3 is specifically designed for this purpose. (Refer to the Timer 3 Section
19.3. for detailed information on Timer 3 operation.)
16.5.2. SCL High (SMBus Free) Timeout
The SMBus specification stipulates that if a device holds the SCL and SDA lines high for more that 50usec, the bus
is designated as free. The SMB0CR register is used to detect this condition when the FTE bit in SMB0CN is set.
16.6.
SMBus Special Function Registers
The SMBus serial interface is accessed and controlled through five SFRs: SMB0CN Control Register, SMB0CR
Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The
system device may have one or more SMBus serial interfaces implemented. The five special function registers
related to the operation of the SMBus interface are described in the following section.
Rev. 1.7
116
相关PDF资料 |
PDF描述 |
|---|---|
| RP15-4812DF/N-HC | CONV DC/DC 15W 36-75VIN +/-12V |
| MAX6439UTAHTD3+T | IC BATTERY MON SNGL SOT23-6 |
| C8051F124-TB | BOARD PROTOTYPING W/C8051F124 |
| SDR1105-560KL | INDUCTOR 56UH 2A SMD |
| GBM22DREH | CONN EDGECARD 44POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| C8051F001 | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F001-GQ | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F001-GQR | 功能描述:8位微控制器 -MCU 32KB 12ADC 48Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F001R | 功能描述:8位微控制器 -MCU C 12Bit 48Pin RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F002 | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。