参数资料
| 型号： | CDB5461AU |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 15/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL & SOFTWARE CS5461A |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电度表/功率表 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | CS5461A |
| 主要属性： | 1 相，能量至频率输出 |
| 次要属性： | GUI、USB、SPI、Microwire 接口 |
| 已供物品： | 板 |
| 产品目录页面： | 754 (CN2011-ZH PDF) |
| 相关产品： | CS5461A-ISZR-ND - IC ENERGY METERING 1PHASE 24SSOP 598-1095-5-ND - IC ENERGY METERING 1PHASE 24SSOP |
| 其它名称： | 598-1552 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
CS5461A
5. FUNCTIONAL DESCRIPTION
250mV P
--------------------- ? 176.78mV
2
? MCLK ? K ?
Computation Cycle = ---------------
5.1 Analog Inputs
The CS5461A is equipped with two fully differential in-
put channels. The inputs VIN ? and IIN ? are designated
as the voltage and current channel inputs, respectively.
The full-scale differential input voltage for the current
and voltage channel is ? 250 mV P .
5.1.1 Voltage Channel
The output of the line-voltage resistive divider or trans-
former is connected to the VIN+ and VIN- input pins of
the CS5461A. The voltage channel is equipped with a
10x, fixed-gain amplifier. The full-scale signal level that
can be applied to the voltage channel is ? 250 mV. If the
input signal is a sine wave the maximum RMS voltage
at a gain 10x is:
RMS
which is approximately 70.7% of maximum peak volt-
age. The voltage channel is also equipped with a Volt-
age Gain Register , allowing for an additional
programmable gain of up to 4x.
5.1.2 Current Channel
The output of the current-sense resistor or transformer
is connected to the IIN+ and IIN- input pins of the
CS5461A. To accommodate different current-sensing
elements, the current channel incorporates a Program-
mable Gain Amplifier (PGA) with two programmable in-
defines the two gain selections and corresponding max-
imum input-signal level.
applied to the voltage and/or current channel, the maxi-
mum input range should be adjusted accordingly.
5.2 High-pass Filters
By removing the offset from either channel, no error
component will be generated at DC when computing the
active power. By removing the offset from both chan-
nels, no error component will be generated at DC when
computing V RMS , I RMS , and apparent power. Configura-
tion Register bits VHPF and IHPF activate the HPF in
the voltage and current channel respectively.
5.3 Performing Measurements
The CS5461A performs measurements of instanta-
neous voltage (V n ) and current (I n ), and calculates in-
stantaneous power (P n ) at an Output Word Rate (OWR)
of
OWR = -----------------------------
1024
where K is the clock divider setting in the Configuration
Register .
The RMS voltage (V RMS ), RMS current (I RMS ), and ac-
tive power (P Active ) are computed using N instanta-
neous samples of V n , I n and P n respectively, where N is
the value in the Cycle Count Register (N) and is referred
to as a “computation cycle” . The apparent power (S) is
the product of V RMS and I RMS . A computation cycle is
derived from the master clock (MCLK), with frequency:
OWR
N
Under default conditions & with K = 1, N = 4000, and
Igain
Maximum Input Range
MCLK = 4.096 MHz – the OWR = 4000 Hz and the
0
1
±250 mV
±50 mV
10x
50x
Computation Cycle = 1 Hz.
All measurements are available as a percentage of full
? 2
– 1 ?
Table 1. Current Channel PGA Configuration
For example, if Igain=0, the current channel’s PGA gain
is set to 10x. If the input signals are pure sinusoids with
zero phase shift, the maximum peak differential signal
on the current or voltage channel is ? 250 mV P . The in-
put-signal levels are approximately 70.7% of maximum
peak voltage producing a full-scale energy pulse regis-
tration equal to 50% of absolute maximum energy pulse
The Current Gain Register also allows for an additional
programmable gain of up to 4x. If an additional gain is
DS661F3
scale. The format for signed registers is a two’s comple-
ment, normalized value between -1 and +1. The format
for unsigned registers is a normalized value between 0
and 1. A register value of
23
------------------------ = 0.99999988
23
2
represents the maximum possible value.
At each instantaneous measurement, the CRDY bit will
be set (logic 1) in the Status Register , and the INT pin
will become active if the CRDY bit is unmasked in the
Mask Register . At the end of each computation cycle,
the DRDY bit will be set in the Status Register , and the
15
相关PDF资料 |
PDF描述 |
|---|---|
| CDB5466U | BOARD EVAL & SOFTWARE CS5466 ADC |
| CDB5467U | BOARD EVAL FOR CS5467 ADC |
| CDB5560-2 | DEV BOARD FOR CS5560 W/SE INPUT |
| CDB5571-2 | DEV BOARD FOR CS5571 W/SE INPUT |
| CDB8422 | BOARD EVAL FOR CS8422 RCVR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5461AU-Z | 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5461 WITH USB - Bulk |
| CDB5462 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5462 - Bulk |
| CDB5463U | 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5463U-Z | 功能描述:EVAL BOARD USB FOR CS5463 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| CDB5464U | 功能描述:数据转换 IC 开发工具 Eval Bd 3-Ch Sngl-Phs Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。