- 您现在的位置：买卖IC网 > PDF目录26505 > COM20019ILJP (STANDARD MICROSYSTEMS CORP) PDF资料下载
参数资料
| 型号： | COM20019ILJP |
| 厂商： | STANDARD MICROSYSTEMS CORP |
| 元件分类： | 微控制器/微处理器 |
| 中文描述： | 1 CHANNEL(S), 312.5K bps, LOCAL AREA NETWORK CONTROLLER, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 24/65页 |
| 文件大小： | 386K |
| 代理商： | COM20019ILJP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Rev. 09-25-07
Page 30
SMSC COM20019I
DATASHEET
DATA
COMMAND
DESCRIPTION
0000 c101
Define
Configuration
This command defines the maximum length of packets that may
be handled by the device. If "c" is a logic "1", the device
handles both long and short packets. If "c" is a logic "0", the
device handles only short packets.
000r p110
Clear Flags
This command resets certain status bits of the COM20019I. A
logic "1" on "p" resets the POR status bit and the EXCNAK
Diagnostic status bit. A logic "1" on "r" resets the RECON
status bit.
0000 1000
Clear
Receive
Interrupt
This command is used only in the Command Chaining
operation. Please refer to the Command Chaining section for
definition of this command.
Table 6.6 - Address Pointer High Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7
Read Data
RDDATA
This bit tells the COM20019I whether the following access
will be a read or write. A logic "1" prepares the device for
a read, a logic "0" prepares it for a write.
6
Auto Increment
AUTOINC
This bit controls whether the address pointer will
increment automatically. A logic "1" on this bit allows
automatic increment of the pointer after each access,
while a logic "0" disables this function. Please refer to the
Sequential Access Memory section for further detail.
5-3
(Reserved)
These bits are undefined.
2-0
Address 10-8
A10-A8
These bits hold the upper three address bits which
provide addresses to RAM.
Table 6.7 - Address Pointer Low Register
BIT
BIT NAME
SYMBOL
DESCRIPTION
7-0
Address 7-0
A7-A0
These bits hold the lower 8 address bits which provide the
addresses to RAM.
相关PDF资料 |
PDF描述 |
|---|---|
| CP0603A2442CSTR | |
| CP0805A0881ESTR | |
| CP0805A1441BSTR | |
| CP2101-GMR | |
| CP2101 | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COM20019I-LJP | 制造商:SMSC 制造商全称:SMSC 功能描述:Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM |
| COM20019ILJP3V | 功能描述:网络控制器与处理器 IC ARCNET Contrllr RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019ILJPTR | 功能描述:网络控制器与处理器 IC Arcnet (ANSI 878.1) Controllr 2k x 8 Ram RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| COM20020 | 制造商:SMSC 制造商全称:SMSC 功能描述:COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM |
发布紧急采购，3分钟左右您将得到回复。