- 您现在的位置：买卖IC网 > PDF目录26505 > COM20019ILJP (STANDARD MICROSYSTEMS CORP) PDF资料下载
参数资料
| 型号： | COM20019ILJP |
| 厂商： | STANDARD MICROSYSTEMS CORP |
| 元件分类： | 微控制器/微处理器 |
| 中文描述： | 1 CHANNEL(S), 312.5K bps, LOCAL AREA NETWORK CONTROLLER, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 7/65页 |
| 文件大小： | 386K |
| 代理商： | COM20019ILJP |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
SMSC COM20019I
Page 15
Rev. 09-25-07
DATASHEET
Chapter 5
SYSTEM DESCRIPTION
5.1
MICROCONTROLLER INTERFACE
The top halves of Figure 5.1 and Figure 5.2 illustrate typical COM20019I interfaces to the microcontrollers.
The interfaces consist of a 8-bit data bus, an address bus and a control bus. In order to support a wide
range of microcontrollers without requiring glue logic and without increasing the number of pins, the
COM20019I automatically detects and adapts to the type of microcontroller being used. Upon hardware
reset, the COM20019I first determines whether the read and write control signals are separate READ and
WRITE signals (like the 80XX) or DIRECTION and DATA STROBE (like the 68XX). To determine the type
of control signals, the device requires the software to execute at least one write access to external memory
before attempting to access the COM20019I. The device defaults to 80XX-like signals. Once the type of
control signals are determined, the COM20019I remains in this interface mode until the next hardware
reset occurs. The second determination the COM20019I makes is whether the bus is multiplexed or non-
multiplexed. To determine the type of bus, the device requires the software to write to an odd memory
location followed by a read from an odd location before attempting to access the COM20019I. The signal
on the A0 pin during the odd location access tells the COM20019I the type of bus. Since multiplexed
operation requires A0 to be active low, activity on the A0 line tells the COM20019I that the bus is non-
multiplexed. The device defaults to multiplexed operation. Both determinations may be made
simultaneously by performing a WRITE followed by a READ operation to an odd location within the
COM20019I Address space 20020D registers.
Once the type of bus is determined, the COM20019I
remains in this interface mode until hardware reset occurs.
Whenever nCS and nRD are activated, the preset determinations are assumed as final and will not be
changed until hardware reset. Refer to Description of Pin Functions section for details on the related
signals. All accesses to the internal RAM and the internal registers are controlled by the COM20019I. The
internal RAM is accessed via a pointer-based scheme (refer to the Sequential Access Memory section),
and the internal registers are accessed via direct addressing. Many peripherals are not fast enough to take
advantage of high-speed microcontrollers. Since microcontrollers do not typically have READY inputs,
standard peripherals cannot extend cycles to extend the access time. The access time of the COM20019I,
on the other hand, is so fast that it does not need to limit the speed of the microcontroller.
The
COM20019I is designed to be flexible so that it is independent of the microcontroller speed.
The COM20019I provides for no wait state arbitration via direct addressing to its internal registers and a
pointer based addressing scheme to access its internal RAM. The pointer may be used in auto-increment
mode for typical sequential buffer emptying or loading, or it can be taken out of auto-increment mode to
perform random accesses to the RAM. The data within the RAM is accessed through the data register.
Data being read is prefetched from memory and placed into the data register for the microcontroller to
read. It is important to notice that only by writing a new address pointer (writing to an address pointer low),
one obtains the contents of COM20019I internal RAM. Performing only read from the Data Register does
not load new data from the internal RAM. During a write operation, the data is stored in the data register
and then written into memory. Whenever the pointer is loaded for reads with a new value, data is
immediately prefetched to prepare for the first read operation.
相关PDF资料 |
PDF描述 |
|---|---|
| CP0603A2442CSTR | |
| CP0805A0881ESTR | |
| CP0805A1441BSTR | |
| CP2101-GMR | |
| CP2101 | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COM20019I-LJP | 制造商:SMSC 制造商全称:SMSC 功能描述:Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM |
| COM20019ILJP3V | 功能描述:网络控制器与处理器 IC ARCNET Contrllr RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019ILJPTR | 功能描述:网络控制器与处理器 IC Arcnet (ANSI 878.1) Controllr 2k x 8 Ram RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| COM20020 | 制造商:SMSC 制造商全称:SMSC 功能描述:COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM |
发布紧急采购，3分钟左右您将得到回复。