- 您现在的位置：买卖IC网 > PDF目录26505 > COM20019ILJP (STANDARD MICROSYSTEMS CORP) PDF资料下载
参数资料
| 型号： | COM20019ILJP |
| 厂商： | STANDARD MICROSYSTEMS CORP |
| 元件分类： | 微控制器/微处理器 |
| 中文描述： | 1 CHANNEL(S), 312.5K bps, LOCAL AREA NETWORK CONTROLLER, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 33/65页 |
| 文件大小： | 386K |
| 代理商： | COM20019ILJP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
SMSC COM20019I
Page 39
Rev. 09-25-07
DATASHEET
command. Typically, the page which just received the data packet will be read by the microcontroller at
this point. Once the "Enable Receive to Page fnn" command is issued, the microcontroller attends to other
duties. There is no way of knowing how long the new reception will take, since another node may transmit
a packet at any time. When another
node
does
transmit a packet to this node, and if the "Define
Configuration" command has enabled the reception of long packets, the COM20019I interprets the packet
as either a long or short packet, depending on whether the content of the buffer location 2 is zero or non-
zero.
The format of the buffer is shown in Figure 9. Address 0 contains the Source Identifier (SID),
Address 1 contains the Destination Identifier (DID), and Address 2 contains, for short packets, the value
256-N, where N represents the message length, or for long packets, the value 0, indicating that it is indeed
a long packet. In the latter case, Address 3 contains the value 512-N, where N represents the message
length. Note that on reception, the COM20019I deposits packets into the RAM buffer in the same format
that the transmitting node arranges them, which allows for a message to be received and then
retransmitted without rearranging any bytes in the RAM buffer other than the SID and DID. Once the
packet is received and stored correctly in the selected buffer, the COM20019I sets the RI bit to logic "1" to
signal the microcontroller that the reception is complete.
Figure 6.3 - COMMAND CHAINING STATUS REGISTER QUEUE
6.5
COMMAND CHAINING
The Command Chaining operation allows consecutive transmissions and receptions to occur without host
microcontroller intervention.
Through the use of a dual two-level FIFO, commands to be transmitted and received, as well as the status
bits, are pipelined.
In order for the COM20019I to be compatible with previous SMSC ARCNET device drivers, the device
defaults to the non-chaining mode. In order to take advantage of the Command Chaining operation, the
Command Chaining Mode must be enabled via a logic "1" on bit 6 of the Configuration Register.
In Command Chaining, the Status Register appears as in Figure 6.3.
The following is a list of Command Chaining guidelines for the software programmer. Further detail can be
found in the Transmit Command Chaining and Receive Command Chaining sections.
The device is designed such that the interrupt service routine latency does not affect performance.
Up to two outstanding transmissions and two outstanding receptions can be pending at any given
time. The commands may be given in any order.
Up to two outstanding transmit interrupts and two outstanding receive interrupts are stored by the
device, along with their respective status bits.
The Interrupt Mask bits act on TTA (Rising Transition on Transmitter Available) for transmit
operations and TRI (Rising Transition of Receiver Inhibited) for receive operations. TTA is set upon
completion of a packet transmission only. TRI is set upon completion of a packet reception only.
Typically there is no need to mask the TTA and TRI bits after clearing the interrupt.
TRI
RI
TA
POR
TEST
RECON
TMA
TTA
TMA
TTA
TRI
MSB
LSB
相关PDF资料 |
PDF描述 |
|---|---|
| CP0603A2442CSTR | |
| CP0805A0881ESTR | |
| CP0805A1441BSTR | |
| CP2101-GMR | |
| CP2101 | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COM20019I-LJP | 制造商:SMSC 制造商全称:SMSC 功能描述:Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM |
| COM20019ILJP3V | 功能描述:网络控制器与处理器 IC ARCNET Contrllr RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019ILJPTR | 功能描述:网络控制器与处理器 IC Arcnet (ANSI 878.1) Controllr 2k x 8 Ram RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| COM20019IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| COM20020 | 制造商:SMSC 制造商全称:SMSC 功能描述:COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM |
发布紧急采购，3分钟左右您将得到回复。