收藏本站
参数资料
型号： CS2000P-DZZR
厂商： CIRRUS LOGIC INC
元件分类： PLL合成/DDS/VCOs
中文描述： PHASE LOCKED LOOP, 30 MHz, PDSO10
封装： 3 MM, LEAD FREE, MO-187, MSOP-10
文件页数： 20/26页
文件大小： 251K
代理商： CS2000P-DZZR
CS2000-OTP
DS758F2
3
6.3.2 Reference Clock Input Divider (RefClkDiv[1:0]) .................................................................... 24
6.3.3 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 24
6.3.4 Low-Frequency Ratio Configuration (LFRatioCfg) ................................................................ 24
6.3.5 M2 Pin Configuration (M2Config[2:0]) ................................................................................... 25
6.3.6 Clock Input Bandwidth (ClkIn_BW[2:0]) ................................................................................ 25
7. CALCULATING THE USER DEFINED RATIO .................................................................................... 26
7.1 High Resolution 12.20 Format ....................................................................................................... 26
7.2 High Multiplication 20.12 Format ................................................................................................... 26
8. PROGRAMMING INFORMATION ........................................................................................................ 27
9. PACKAGE DIMENSIONS .................................................................................................................... 28
THERMAL CHARACTERISTICS ......................................................................................................... 28
10. ORDERING INFORMATION .............................................................................................................. 29
11. REVISION HISTORY .......................................................................................................................... 29
LIST OF FIGURES
Figure 1. Typical Connection Diagram ........................................................................................................ 5
Figure 2. CLK_IN Sinusoidal Jitter Tolerance ............................................................................................. 8
Figure 3. CLK_IN Sinusoidal Jitter Transfer ................................................................................................ 8
Figure 4. CLK_IN Random Jitter Rejection and Tolerance .........................................................................8
Figure 5. Delta-Sigma Fractional-N Frequency Synthesizer .......................................................................9
Figure 6. Hybrid Analog-Digital PLL .......................................................................................................... 10
Figure 7. Fractional-N Source Selection Overview ................................................................................... 10
Figure 8. Internal Timing Reference Clock Divider ................................................................................... 11
Figure 9. REF_CLK Frequency vs. a Fixed CLK_OUT ............................................................................. 12
Figure 10. External Component Requirements for Crystal Circuit ............................................................ 12
Figure 11. Low bandwidth and new clock domain .................................................................................... 13
Figure 12. High bandwidth with CLK_IN domain re-use ........................................................................... 13
Figure 13. Ratio Feature Summary ........................................................................................................... 17
Figure 14. PLL Clock Output Options ....................................................................................................... 18
Figure 15. Auxiliary Output Selection ........................................................................................................ 18
Figure 16. M2 Mapping Options ................................................................................................................ 19
Figure 17. Parameter Configuration Sets .................................................................................................. 22
LIST OF TABLES
Table 1. Modal and Global Configuration .................................................................................................. 11
Table 2. Ratio Modifier .............................................................................................................................. 15
Table 3. Example 12.20 R-Values ............................................................................................................ 26
Table 4. Example 20.12 R-Values ............................................................................................................ 26
相关PDF资料
PDF描述
CS2100CP-DZZR
CS2200CP-DZZR
CS2300CP-DZZR
CS4333-KSR
CS4353-CNZR
相关代理商/技术参数
参数描述
CS2001 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET
CS2001/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:1.2A Switching Regulator， and 5.0 V 100mA Linear Regulator with RESETbar
CS2001YDWF20 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS2001YDWFR20 功能描述:IC REG BST FLYBK ADJ 1.2A 20SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR
CS2002-8 制造商:Edwards Signaling & Security Systems 功能描述:FIRE ALARM STATION, 270-DOC
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*