- 您现在的位置：买卖IC网 > PDF目录28817 > CS2000P-DZZR (CIRRUS LOGIC INC) PDF资料下载
参数资料
| 型号： | CS2000P-DZZR |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | PLL合成/DDS/VCOs |
| 中文描述： | PHASE LOCKED LOOP, 30 MHz, PDSO10 |
| 封装： | 3 MM, LEAD FREE, MO-187, MSOP-10 |
| 文件页数： | 24/26页 |
| 文件大小： | 251K |
| 代理商： | CS2000P-DZZR |
CS2000-OTP
DS758F2
7
AC ELECTRICAL CHARACTERISTICS
Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V; TA = -10°C to +70°C (Commercial Grade);
TA = -40°C to +85°C (Automotive Grade); CL =15pF.
Notes: 5.
1 UI (unit interval) corresponds to tSYS_CLK or 1/fSYS_CLK.
6.
7.
In accordance with AES-12id-2006 section 3.4.2. Measurements are Time Interval Error taken with 3rd
order 100 Hz to 40 kHz bandpass filter.
8.
In accordance with AES-12id-2006 section 3.4.1. Measurements are Time Interval Error taken with 3rd
order 100 Hz Highpass filter.
9.
1 UI (unit interval) corresponds to tCLK_IN or 1/fCLK_IN.
10. The frequency accuracy of the PLL clock output is directly proportional to the frequency accuracy of the
reference clock.
Parameters
Symbol
Conditions
Min
Typ
Max
Units
Crystal Frequency
Fundamental Mode XTAL
fXTAL
RefClkDiv[1:0] = 10
RefClkDiv[1:0] = 01
RefClkDiv[1:0] = 00
8
16
32
-
14
28
50
MHz
Reference Clock Input Frequency
fREF_CLK
RefClkDiv[1:0] = 10
RefClkDiv[1:0] = 01
RefClkDiv[1:0] = 00
8
16
32
-
14
28
56
MHz
Reference Clock Input Duty Cycle
DREF_CLK
45
-
55
%
Internal System Clock Frequency
fSYS_CLK
814
MHz
Clock Input Frequency
fCLK_IN
50 Hz
-
30
MHz
Clock Input Pulse Width (Note 5)pwCLK_IN
fCLK_IN < fSYS_CLK/96
fCLK_IN > fSYS_CLK/96
2
10
-
UI
ns
PLL Clock Output Frequency
fCLK_OUT
6-
75
MHz
PLL Clock Output Duty Cycle
tOD
Measured at VD/2
45
50
55
%
Clock Output Rise Time
tOR
20% to 80% of VD
-
1.7
3.0
ns
Clock Output Fall Time
tOF
80% to 20% of VD
-
1.7
3.0
ns
Period Jitter
tJIT
-
70
-
ps rms
Base Band Jitter (100 Hz to 40 kHz)
(Notes 6, 7)
-
50
-
ps rms
Wide Band JItter (100 Hz Corner)
(Notes 6, 8)
-
175
-
ps rms
PLL Lock Time - CLK_IN (Note 9)tLC
fCLK_IN < 200 kHz
fCLK_IN > 200 kHz
-
100
1
200
3
UI
ms
PLL Lock Time - REF_CLK
tLR
fREF_CLK = 8 to 75 MHz
-
1
3
ms
Output Frequency Synthesis Resolution (Note 10)ferr
High Resolution
0
-
±0.5
±112
ppm
相关PDF资料 |
PDF描述 |
|---|---|
| CS2100CP-DZZR | |
| CS2200CP-DZZR | |
| CS2300CP-DZZR | |
| CS4333-KSR | |
| CS4353-CNZR | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS2001 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET |
| CS2001/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1.2A Switching Regulator， and 5.0 V 100mA Linear Regulator with RESETbar |
| CS2001YDWF20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS2001YDWFR20 | 功能描述:IC REG BST FLYBK ADJ 1.2A 20SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
| CS2002-8 | 制造商:Edwards Signaling & Security Systems 功能描述:FIRE ALARM STATION, 270-DOC |
发布紧急采购，3分钟左右您将得到回复。