- 您现在的位置：买卖IC网 > PDF目录28817 > CS2000P-DZZR (CIRRUS LOGIC INC) PDF资料下载
参数资料
| 型号： | CS2000P-DZZR |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | PLL合成/DDS/VCOs |
| 中文描述： | PHASE LOCKED LOOP, 30 MHz, PDSO10 |
| 封装： | 3 MM, LEAD FREE, MO-187, MSOP-10 |
| 文件页数： | 6/26页 |
| 文件大小： | 251K |
| 代理商： | CS2000P-DZZR |
CS2100-CP
14
DS840F2
5.1.2
Crystal Connections (XTI and XTO)
An external crystal may be used to generate RefClk. To accomplish this, a 20 pF fundamental mode par-
allel resonant crystal must be connected between the XTI and XTO pins as shown in Figure 11. As shown,
nothing other than the crystal and its load capacitors should be connected to XTI and XTO. Please refer
to the “AC Electrical Characteristics” on page 7 for the allowed crystal frequency range.
5.1.3
External Reference Clock (REF_CLK)
For operation with an externally generated REF_CLK signal, XTI/REF_CLK should be connected to the
reference clock source and XTO should be left unconnected or pulled low through a 47 k
Ω resistor to
GND.
5.2
Frequency Reference Clock Input, CLK_IN
The frequency reference clock input (CLK_IN) is used by the Digital PLL and Fractional-N Logic block to
dynamically generate a fractional-N value for the Frequency Synthesizer (see “Hybrid Analog-Digital PLL”
on page 12). The Digital PLL first compares the CLK_IN frequency to the PLL output. The Fractional-N logic
block then translates the desired ratio based off of CLK_IN to one based off of the internal timing reference
clock (SysClk). This allows the low-jitter timing reference clock to be used as the clock which the Frequency
Synthesizer multiplies while maintaining synchronicity with the frequency reference clock through the Digital
PLL. The allowable frequency range for CLK_IN is found in the “AC Electrical Characteristics” on page 7.
5.2.1
CLK_IN Skipping Mode
CLK_IN skipping mode allows the PLL to maintain lock even when the CLK_IN signal has missing pulses
for up to 20 ms (tCS) at a time (see “AC Electrical Characteristics” on page 7 for specifications). CLK_IN
skipping mode can only be used when the CLK_IN frequency is below 80 kHz and CLK_IN is reapplied
within 20 ms of being removed. The ClkSkipEn bit enables this function.
XTI
XTO
40 pF
Figure 11. External Component Requirements for Crystal Circuit
相关PDF资料 |
PDF描述 |
|---|---|
| CS2100CP-DZZR | |
| CS2200CP-DZZR | |
| CS2300CP-DZZR | |
| CS4333-KSR | |
| CS4353-CNZR | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS2001 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET |
| CS2001/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1.2A Switching Regulator， and 5.0 V 100mA Linear Regulator with RESETbar |
| CS2001YDWF20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS2001YDWFR20 | 功能描述:IC REG BST FLYBK ADJ 1.2A 20SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
| CS2002-8 | 制造商:Edwards Signaling & Security Systems 功能描述:FIRE ALARM STATION, 270-DOC |
发布紧急采购，3分钟左右您将得到回复。