- 您现在的位置：买卖IC网 > PDF目录380066 > CS4218-KL (CRYSTAL SEMICONDUCTOR CORP) 16-Bit Stereo Audio Codec PDF资料下载
参数资料
| 型号： | CS4218-KL |
| 厂商： | CRYSTAL SEMICONDUCTOR CORP |
| 元件分类： | 消费家电 |
| 英文描述： | 16-Bit Stereo Audio Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 13/44页 |
| 文件大小： | 586K |
| 代理商： | CS4218-KL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
When using the CS4218 as a drop-in replace-
ment for the CS4216, the external 600 ohm
series resistors on LOUT and ROUT are not re-
quired, since they are part of the CS4218
internal circuitry.
In applications where both CS4218 and CS4216
are to be used, a board stuff option should be
included in the bill of materials which will allow
either a 600-ohm or a 0-ohm resistor to be used
externally on both LOUT and ROUT.
Offset Calibration
Both input and output offset voltages are mini-
mized by internal calibration. Offset calibration
occurs after exiting a reset or power down condi-
tion. During calibration, which takes 194 frames,
output data from the ADCs will be all zeros, and
will be flagged as invalid. Also, the DAC out-
puts will be muted. After power down mode or
power up, RESET should be held low for a
minimum of 50 ms to allow the voltage refer-
ence to settle. Changing sample rates in master
and slave modes automatically initiates a calibra-
tion.
Input Gain and Output Level Setting
Input gain is adjustable from 0 dB to +22.5 dB
in 1.5 dB steps. Output level attenuation is ad-
justable from 0 dB to -46.5 dB in 1.5 dB steps.
Both input and output gain adjustments are inter-
nally made on zero-crossings of the analog
signal, to minimize "zipper" noise. The gain
change automatically takes effect if a zero cross-
ing does not occur within 512 frames.
Muting and the ADC Valid Counter
The mute function allows the the user to turn off
the output channels ( LOUT and ROUT ). Prior
to muting, the attenuation should be gradually
ramped to maximum ( 46.5 dB ), taking 1.5dB
steps. This significantly reduces any audible arti-
facts that may be heard once muting is enabled.
It is the users responsibility to program the serial
host to perform the ramping.
The serial data stream contains a "Valid Data"
indicator, the ADV bit, for the A/D converters
which is low until enough clocks have passed
since reset, or low-power (power down mode)
operation to have valid A/D data from the filters
(i.e., until calibration time plus the full latency
of the digital filters has passed.)
Parallel Digital Input/Output Pins
Parallel digital inputs are general purpose pins
whose values are reflected in the serial data out-
put stream to the processor. Parallel digital
outputs provide a way to control external devices
using bits in the serial data input stream. All par-
allel digital pins, with the exception of DI1 and
DO1, are multifunction and are defined by the
serial mode selected. In Serial Mode 3 master
modes and Serial Mode 5, two digital inputs and
two digital outputs are available. In Serial Mode
3 slave modes, three digital inputs and two digi-
tal outputs are available. In Serial Mode 4 only
one digital input and digital output exists. Fig-
ure 10 shows when the DI pins are latched, and
when the DO pins are updated.
Reset and Power Down Modes
Reset places the CS4218 into a known state and
must be held low for at least 50 ms after power-
up or a hard power down. In reset, the digital
outputs are driven low. Reset sets all control data
register bits to zero. Changing sample rates in
SSYNC
SCLK
DI pins
latched
DO pins
update
Start of
Frame
(SM3)
Figure 10. Digital Input/Output Timing
CS4218
DS135F1
13
相关PDF资料 |
PDF描述 |
|---|---|
| CS4218-KQ | 16-Bit Stereo Audio Codec |
| CS4218 | 16-Bit Stereo Audio Codec |
| CS4220 | 24-Bit Stereo Audio Codec with 3V Interface |
| CS4220-KS | IC EEPROM SRL 512X8BIT 8DIP |
| CS4221 | 24-Bit Stereo Audio Codec with 3V Interface |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4218-KQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
| CS4220 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CS4220-KS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit Stereo Audio Codec with 3V Interface |
| CS4220-KSR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS4220-KSZ | 功能描述:接口—CODEC IC 24Bit Str Audio CODEC 3V Intrfc RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。