- 您现在的位置：买卖IC网 > PDF目录10940 > CS4265-DNZR (Cirrus Logic Inc)IC CODEC 24BIT 104DB 32-QFN PDF资料下载
参数资料
| 型号： | CS4265-DNZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 27/46页 |
| 文件大小： | 0K |
| 描述： | IC CODEC 24BIT 104DB 32-QFN |
| 标准包装： | 6,000 |
| 类型： | 立体声音频 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 是 |
| 动态范围，标准 ADC / DAC (db)： | 104 / 104 |
| 电压 - 电源，模拟： | 3.13 V ~ 5.25 V |
| 电压 - 电源，数字： | 3.13 V ~ 5.25 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-QFN |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 带卷 (TR) |
| 配用： | 598-1001-ND - BOARD EVAL FOR CS4265 CODEC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
DS657F3
33
CS4265
4.15
Reset
When RESET is low, the CS4265 enters a low-power mode and all internal states are reset, including the
control port and registers, the outputs are muted. When RESET is high, the control port becomes operation-
al, and the desired settings should be loaded into the control registers. Writing a 0 to the PDN bit inthe Pow-
er Control register will then cause the part to leave the low-power state and begin operation.
The delta-sigma modulators settle in a matter of microseconds after the analog section is powered, either
through the application of power or by setting the RESET pin high. However, the voltage reference will take
much longer to reach a final value due to the presence of external capacitance on the FILT+ pin. During this
voltage reference ramp delay, both SDOUT and DAC outputs will be automatically muted.
It is recommended that RESET be activated if the analog or digital supplies drop below the recommended
operating condition to prevent power-glitch-related issues.
4.16
Synchronization of Multiple Devices
In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To
ensure synchronous sampling, the master clocks a nd left/right clocks mu st be the same for all o f the
CS4265s in the system. If only one master clock source is needed, one solution is to place one CS4265 in
Master Mode, and slave all of the other CS4265s to the one master. If multiple master clock sources are
needed, a possible solution would be to supply all clocks from the same external source and time the
CS4265 reset with the inactive edge of master clock. This will ensure that all converters begin sampling on
the same clock edge.
4.17
Grounding and Power Supply Decoupling
As with any high-resolution converter, the CS4265 requires careful attention to power supply and grounding
arrangements if its po tential performance is to b e realized. Figure 9 shows the recommended power ar-
rangements, with VA connected to a clean supply. VD, which powers the digital filter, may be run from the
system logic supply (VLS or VLC) or may be powered from the analog supply (VA) via a resistor. In this
case, no additional devices should be powered from VD. Power supply decoupling capacitors should be as
near to the CS4265 as possible, with the low value ceramic capacitor being the nearest. All signals, espe-
cially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the
modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 F, must be positioned to mini-
mize the electrical path from FILT+ and AGND. The CS4265 evaluation board demonstrates the optimum
layout and power supply arrangements. To minimize digital noise, connect the CS4265 digital outputs only
to CMOS inputs.
4.18
Package Considerations
The CS4265 is available in the compact QFN package. The under side of the QFN package reveals a large
metal pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with
an equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of
vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers.
In split ground systems, it is recommended that this thermal pad be connected to AGND for best perfor-
mance. The CS4265 evaluation board demonstrates the optimum thermal pad and via configuration.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J3H-IX-S | CONVERTER MOD DC/DC 52V 75W |
| VE-J3D-IX-S | CONVERTER MOD DC/DC 85V 75W |
| ADAU1381BCBZ-RL7 | IC AUDIO CODEC STEREO LN 30WLCSP |
| ADAU1381BCBZ-RL | IC AUDIO CODEC STEREO LN 30WLCSP |
| VI-B3K-IW-B1 | CONVERTER MOD DC/DC 40V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4267AM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS4270 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo Audio CODEC |
| CS4270_06 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo Audio CODEC |
| CS4270-CZZ | 功能描述:接口—CODEC Stereo Audio CODEC 105 dB 192 kHz RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS4270-CZZR | 功能描述:接口—CODEC IC 105dB 192kHz Stereo Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。