参数资料
| 型号： | CS4351-DZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 10/37页 |
| 文件大小： | 0K |
| 描述： | IC DAC STER 112DB 192KHZ 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 354mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 托盘 |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | 192k |
| 配用： | 598-1152-ND - BOARD EVAL FOR CS4351 DAC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
18
DS566F1
CS4351
4.4.1
Stand-Alone Mode
When pulled to VL the DEM pin activates the 44.1 kHz de-emphasis filter. When pulled to GND the DEM
pin turns off the de-emphasis filter.
4.4.2
Control Port Mode
The Mode Control bits selects either the 32, 44.1, or 48 kHz de-emphasis filter. Please see Section 6.2.2
for the desired de-emphasis control.
4.5
Recommended Power-Up Sequence
4.5.1
Stand-Alone Mode
1.
Hold RST low until the power supplies and configuration pins are stable, and the master and left/right
clocks are locked to the appropriate frequencies, as discussed in Section 4.2. In this state, the control
port is reset to its default settings, VQ will remain low, and VBIAS will be connected to VA.
2.
Bring RST high. The device will remain in a low power state with VQ low and will initiate the Stand-
Alone power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK
cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).
4.5.2
Control Port Mode
1.
Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the
appropriate frequencies, as discussed in Section 4.2. In this state, the control port is reset to its
default settings, VQ will remain low, and VBIAS will be connected to VA.
2.
Bring RST high. The device will remain in a low power state with VQ low.
3.
Perform a control port write to the CP_EN bit prior to the completion of approximately 512 LRCK
cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in
Quad-Speed Mode). The desired register settings can be loaded while keeping the PDN bit set to 1.
4.
Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 s when
the POPG bit is set to 0. If the POPG bit is set to 1, see Section 4.6 for a complete description of
power-up timing.
4.6
Popguard Transient Control
The CS4351 uses a novel technique to minimize the effects of output transients during power-up and power-
down. This technology, when used with external DC-blocking capacitors in series with the audio outputs,
minimizes the audio transients commonly produced by single-ended single-supply converters. It is activated
inside the DAC when the RST pin is toggled and requires no other external control, aside from choosing the
appropriate DC-blocking capacitors.
4.6.1
Power-Up
When the device is initially powered-up, the audio outputs, AOUTA and AOUTB, are clamped to GND.
Following a delay of approximately 1000 sample periods, each output begins to ramp toward the quies-
cent voltage. Approximately 10,000 LRCK cycles later, the outputs reach VQ and audio output begins.
This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quies-
cent voltage, minimizing audible power-up transients.
相关PDF资料 |
PDF描述 |
|---|---|
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
| CS4361-CZZR | IC DAC STER 6CH 105DB 20-TSSOP |
| CS4362-KQZ | IC DAC 6CH 114DB 192KHZ 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4351-DZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:管件 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:74 |
| CS4351-DZZR | 功能描述:数模转换器- DAC IC 112dB 24B 192kHz Str DAC w/Ln Drvr RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4351-DZZR/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:带卷（TR） 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:4,000 |
| CS4352 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
| CS4352_07 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
发布紧急采购，3分钟左右您将得到回复。