参数资料
| 型号： | CS4351-DZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 22/37页 |
| 文件大小： | 0K |
| 描述： | IC DAC STER 112DB 192KHZ 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 354mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 托盘 |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | 192k |
| 配用： | 598-1152-ND - BOARD EVAL FOR CS4351 DAC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
DS566F1
29
CS4351
Soft Ramp and Zero Cross
Soft Ramp and Zero Cross Enable dictate that signal level changes, either by attenuation changes or mut-
ing, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will
occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored
and implemented for each channel.
6.6.2
Soft Volume Ramp-Up After Error (RMP_UP) Bit 5
Function:
When set to 1 (default), an un-mute will be performed after executing a filter mode change, after a
LRCK/MCLK ratio change or error, and after changing the Functional Mode. This un-mute is affected, sim-
ilar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.
When set to 0, an immediate un-mute is performed in these instances.
Note:
For best results, it is recommended this feature be used in conjunction with the RMP_DN bit.
6.6.3
Soft Ramp-Down Before Filter Mode Change (RMP_DN) Bit 4
Function:
When set to 1 (default), a mute will be performed prior to executing a filter mode change. This mute is
affected, similar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control
register.
When set to 0, an immediate mute is performed prior to executing a filter mode change.
Note:
For best results, it is recommended that this feature be used in conjunction with the RMP_UP bit.
6.6.4
Interpolation Filter Select (FILT_SEL) Bit 2
Function:
When set to 0 (default), the Interpolation Filter has a fast roll off.
When set to 1, the Interpolation Filter has a slow roll off.
The specifications for each filter can be found in the “Combined Interpolation & On-Chip Analog Filter Re-
6.7
Misc Control - Register 08h
7
6
5
432
10
PDN
CPEN
FREEZE
Reserved
1
0
000
00
相关PDF资料 |
PDF描述 |
|---|---|
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
| CS4361-CZZR | IC DAC STER 6CH 105DB 20-TSSOP |
| CS4362-KQZ | IC DAC 6CH 114DB 192KHZ 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4351-DZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:管件 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:74 |
| CS4351-DZZR | 功能描述:数模转换器- DAC IC 112dB 24B 192kHz Str DAC w/Ln Drvr RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4351-DZZR/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:带卷（TR） 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:4,000 |
| CS4352 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
| CS4352_07 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
发布紧急采购，3分钟左右您将得到回复。