参数资料
| 型号： | CS4351-DZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 11/37页 |
| 文件大小： | 0K |
| 描述： | IC DAC STER 112DB 192KHZ 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 354mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 托盘 |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | 192k |
| 配用： | 598-1152-ND - BOARD EVAL FOR CS4351 DAC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
DS566F1
19
CS4351
4.6.2
Power-Down
To prevent audible transients at power-down, the device must first enter its power-down state. When this
occurs, audio output ceases and the internal output buffers are disconnected from AOUTA and AOUTB.
In their place, a soft-start current sink is substituted which allows the DC-blocking capacitors to slowly dis-
charge. Once this charge is dissipated, the power to the device may be turned off and the system is ready
for the next power-on.
4.6.3
Discharge Time
To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge be-
fore turning on the power or exiting the power-down state. If full discharge does not occur, a transient will
occur when the audio outputs are initially clamped to GND. The time that the device must remain in the
power-down state is related to the value of the DC-blocking capacitance and the output load. For example,
with a 3.3 F capacitor, the minimum power-down time will be approximately 0.4 seconds.
4.7
Mute Control
The Mute Control pins go active during power-up initialization, reset, muting (see Section 6.4.3), or if the
MCLK to LRCK ratio is incorrect. These pins are intended to be used as control for external mute circuits to
prevent the clicks and pops that can occur in any single-ended single supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute min-
imum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer
to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit.
Please see the “Typical Connection Diagram” on page 14 for a suggested mute circuit for single supply sys-
tems. This FET circuit must be placed in series after the RC filter, otherwise noise may occur during muting
conditions. Further ESD protection will need to be taken into consideration for the FET used. If dual supplies
are available, the BJT mute circuit from Figure 12 in the CS4398 datasheet (active Low) may be used.
4.8
Grounding and Power Supply Arrangements
As with any high resolution converter, the CS4351 requires careful attention to power supply and grounding
arrangements if its potential performance is to be realized. Figure 4 shows the recommended power ar-
rangements, with VA_H, VA, VD, and VL connected to clean supplies. If the ground planes are split between
digital ground and analog ground, the GND pins of the CS4351 should be connected to the analog ground
plane.
All signals, especially clocks, should be kept away from the VBIAS and VQ pins in order to avoid unwanted
coupling into the DAC.
4.8.1
Capacitor Placement
Decoupling capacitors should be placed as close to the DAC as possible, with the low value ceramic ca-
pacitor being the closest. To further minimize impedance, these capacitors should be located on the same
layer as the DAC. If desired, all supply pins may be connected to the same supply, but a decoupling ca-
pacitor should still be placed on each supply pin.
Note:
All decoupling capacitors should be referenced to analog ground.
The CDB4351 evaluation board demonstrates the optimum layout and power supply arrangements.
相关PDF资料 |
PDF描述 |
|---|---|
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
| CS4361-CZZR | IC DAC STER 6CH 105DB 20-TSSOP |
| CS4362-KQZ | IC DAC 6CH 114DB 192KHZ 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4351-DZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:管件 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:74 |
| CS4351-DZZR | 功能描述:数模转换器- DAC IC 112dB 24B 192kHz Str DAC w/Ln Drvr RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4351-DZZR/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包装:带卷（TR） 零件状态:上次购买时间 类型:DAC，音频 分辨率（位）:24 b 采样率（每秒）:192k 数据接口:SPI 电压源:模拟和数字 电压 - 电源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:20-TSSOP 标准包装:4,000 |
| CS4352 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
| CS4352_07 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
发布紧急采购，3分钟左右您将得到回复。