- 您现在的位置：买卖IC网 > PDF目录28817 > CS4353-CNZR (CIRRUS LOGIC INC) PDF资料下载
参数资料
| 型号： | CS4353-CNZR |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | DAC |
| 中文描述： | SERIAL INPUT LOADING, 24-BIT DAC, QCC24 |
| 封装： | 4 MM, LEAD FREE, QFN-24 |
| 文件页数： | 8/25页 |
| 文件大小： | 278K |
| 代理商： | CS4353-CNZR |
16
DS803F3
CS4353
4.6
De-emphasis Control
The device includes on-chip digital de-emphasis. Figure 7 shows the de-emphasis curve for Fs equal to
44.1 kHz. The frequency response of the de-emphasis curve scales with changes in the sample rate, Fs.
The de-emphasis error will increase for sample rates other than 44.1 kHz.
When the DEM pin is connected to VL, the 44.1 kHz de-emphasis filter is activated. When the DEM pin is
connected to GND, the de-emphasis filter is turned off.
Note:
De-emphasis is only available in Single-Speed Mode.
4.7
Internal Power-on Reset
The CS4353 features an internal power-on reset (POR) circuit. The POR circuit allows the RESET pin to be
connected to VL during power-up and power-down sequences if the external reset function is not needed.
This circuit monitors the VCP supply and automatically asserts or releases an internal reset of the DAC’s
digital circuitry when the supply reaches defined thresholds (see “Internal Power-on Reset Threshold Volt-
ages” on page 10). No external clocks are required for the POR circuit to function.
Figure 8. Internal Power-on Reset Circuit
When power is first applied, the POR circuit monitors the VCP supply voltage to determine when it reaches
a defined threshold, Von1. At this time, the POR circuit asserts the internal reset low, resetting all of the
digital circuitry. Once the VCP supply reaches the secondary threshold, Von2, the POR circuit releases the
internal reset.
Note:
For correct operation of the internal POR circuit, the voltage on VL must rise before or simulta-
neously with VCP.
When power is removed and the VCP voltage reaches a defined threshold, Voff, the POR circuit asserts the
internal reset low, resetting all of the digital circuitry.
Gain
dB
-10dB
0dB
Frequency
T2 = 15 s
T1=50 s
F1
F2
3.183 kHz
10.61 kHz
Figure 7. De-emphasis Curve, Fs = 44.1 kHz
RESET
(external)
Power-On Reset
Circuit
VCP
DGND
reset
(internal)
相关PDF资料 |
PDF描述 |
|---|---|
| CS43L21-DNZR | |
| CS497024-CVZR | |
| CS49DV8C-CVZR | |
| CS5374-CNZ | |
| CS5466-IS | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4353-CZZ | 功能描述:音频数/模转换器 IC 3.3V Stereo DAC w/ 2Vrms Line Driver RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel |
| CS4353-CZZR | 功能描述:音频数/模转换器 IC 3.3V Stereo DAC w/2Vrms Line Driver RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel |
| CS4353-DNZ | 功能描述:IC DAC STER 106DB 2VRMS 24-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| CS4353-DNZR | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:3.3 V Stereo Audio DAC with 2 VRMS Line Output |
| CS4353-DZZ | 功能描述:音频数/模转换器 IC 3.3V Stereo DAC w/ 2Vrms Line Driver RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。