参数资料
| 型号： | CS4391A-KZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 15/40页 |
| 文件大小： | 0K |
| 描述： | IC DAC 24BIT 192KHZ W/VC 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 175mW |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电压，单极 |
| 采样率（每秒）： | 192k |
| 其它名称： | 598-1064-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
CS4391A
22
DS600PP3
5.
PIN DESCRIPTION - PCM DATA MODE
Reset - RST
Pin 1, Input
Function:
Hardware Mode: The device enters a low power mode and the internal state machine is reset to the de-
fault setting when low. When high, the device becomes operational.
Control Port Mode: The device enters a low power mode and all internal registers are reset to the default
settings, including the control port, when low. When high, the control port becomes operational and the
PDN bit must be cleared before normal operation will occur. The control port can not be accessed when
reset is low. The Control Port Enable Bit must also be enabled after a device reset.
RST is required to remain low until the power supplies and clocks are applied and stable.
Interface Power - VL
Pin 2, Input
Function:
Digital interface power supply. The voltage on this pin determines the logic level high threshold for the
digital inputs.
Serial Audio Data - SDATA
Pin 3, Input
Function:
Two's complement MSB-first serial data is input on this pin. The data is clocked into SDATA via the serial
clock and the channel is determined by the Left/Right clock. The required relationship between the
Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or
the Mode Pins in Hardware Mode. The options are detailed in Figures 7-24.
Reset
RST
AMUTEC
Channel A Mute Control
Logic Voltage
VL
AOUTA-
Differential Output
Serial Data
SDATA
AOUTA+
Differential Output
Serial Clock
SCLK
VA
Analog Power
Left/Right Clock
LRCK
AGND
Analog Ground
Master Clock
MCLK
AOUTB+
Differential Output
See Description
M3
AOUTB-
Differential Output
See Description (SCL/CCLK) M2
BMUTEC
Channel B Mute Control
See Description (SDA/CDIN) M1
CMOUT
Common Mode Voltage
See Description
(AD0/CS) M0
FILT+
Positive Voltage Reference
1
2
3
4
20
19
18
17
5
6
7
8
16
15
14
13
9
10
12
11
相关PDF资料 |
PDF描述 |
|---|---|
| VI-20Y-MX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-20Y-MX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F4 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-20Y-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F3 | CONVERTER MOD DC/DC 7.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4391A-KZZR | 功能描述:数模转换器- DAC IC 24B 192kHz Stereo DAC w/Vol Cntrl RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4391-KZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4391-KZZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392_04 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
发布紧急采购，3分钟左右您将得到回复。