参数资料
| 型号： | CS4391A-KZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 28/40页 |
| 文件大小： | 0K |
| 描述： | IC DAC 24BIT 192KHZ W/VC 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 175mW |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电压，单极 |
| 采样率（每秒）： | 192k |
| 其它名称： | 598-1064-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
CS4391A
34
DS600PP3
8. CONTROL PORT INTERFACE
The control port is used to load all the internal set-
tings of the CS4391A. The operation of the control
port may be completely asynchronous to the audio
sample rate. However, to avoid potential interfer-
ence problems, the control port pins should remain
static if no operation is required.
The control port has 2 modes: SPI and I2C, with the
CS4391A operating as a slave device in both
modes. If I2C operation is desired, AD0/CS should
be tied to VA or AGND. If the CS4391A ever de-
tects a high to low transition on AD0/CS after pow-
er-up, SPI mode will be selected. The control port
registers are write-only in SPI mode.
8.1
SPI Mode
In SPI mode, CS is the CS4391A chip select signal,
CCLK is the control port bit clock, CDIN is the in-
put data line from the microcontroller and the chip
address is 0010000. All signals are inputs and data
is clocked in on the rising edge of CCLK.
Figure 16 shows the operation of the control port in
SPI mode. To write to a register, bring CS low. The
first 7 bits on CDIN form the chip address, and
must be 0010000. The eighth bit is a read/write in-
dicator (R/W), which must be low to write. The
next 8 bits form the Memory Address Pointer
(MAP), which is set to the address of the register
that is to be updated. The next 8 bits are the data
which will be placed into the register designated by
the MAP. See Table 16.
The CS4391A has MAP auto increment capability,
enabled by the INCR bit in the MAP register. If
INCR is 0, then the MAP will stay constant for suc-
cessive writes. If INCR is set to 1, then MAP will
auto increment after each byte is written, allowing
block reads or writes of successive registers.
8.2
I2C Mode
In I2C mode, SDA is a bi-directional data line. Data
is clocked into and out of the part by the clock,
SCL, with the clock to data relationship as shown
in Figure 3. There is no CS pin. Pin AD0 forms the
partial chip address and should be tied to VA or
AGND as required. The upper 6 bits of the 7-bit ad-
dress field must be 001000. To communicate with
the CS4391A the LSB of the chip address field,
which is the first byte sent to the CS4391A, should
match the setting of the AD0 pin. The eighth bit of
the address byte is the R/W bit (high for a read, low
for a write). If the operation is a write, the next byte
is the Memory Address Pointer, MAP, which se-
lects the register to be read or written. The MAP is
then followed by the data to be written. If the op-
eration is a read, then the contents of the register
pointed to by the MAP will be output after the chip
address.
The CS4391A has MAP auto increment capability,
enabled by the INCR bit in the MAP register. If
INCR is 0, then the MAP will stay constant for suc-
cessive writes. If INCR is set to 1, then MAP will
auto increment after each byte is written, allowing
block reads or writes of successive registers.
For more information on I2C, please see “The I2C-
Bus Specification: Version 2.0”, listed in the Ref-
erences section.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-20Y-MX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-20Y-MX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F4 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-20Y-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F3 | CONVERTER MOD DC/DC 7.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4391A-KZZR | 功能描述:数模转换器- DAC IC 24B 192kHz Stereo DAC w/Vol Cntrl RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4391-KZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4391-KZZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392_04 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
发布紧急采购，3分钟左右您将得到回复。