参数资料
| 型号： | CS4391A-KZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 16/40页 |
| 文件大小： | 0K |
| 描述： | IC DAC 24BIT 192KHZ W/VC 20TSSOP |
| 标准包装： | 74 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 175mW |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电压，单极 |
| 采样率（每秒）： | 192k |
| 其它名称： | 598-1064-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
CS4391A
DS600PP3
23
Serial Clock - SCLK
Pin 4, Input
Function:
Clocks the individual bits of the serial data into the SDATA pin. The required relationship between the
Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or
the Mode pins in Hardware Mode. The options are detailed in Figures 7-24.
Left / Right Clock - LRCK
Pin 5, Input
Function:
The Left / Right clock determines which channel is currently being input on the serial audio data input,
SDATA. The frequency of the Left/Right clock must be at the input sample rate. Audio samples in
Left/Right sample pairs will be simultaneously output from the digital-to-analog converter whereas
Right/Left pairs will exhibit a one sample period difference. The required relationship between the
Left/Right clock, serial clock and serial data is defined by the Mode Control Byte in Control Port Mode or
the Mode pins in Stand-alone Mode. The options are detailed in Figures 7-24.
Master Clock - MCLK
Pin 6, Input
Function:
The master clock frequency must be either 256x, 384x, 512x, 768x or 1024x the input sample rate in Sin-
gle Speed Mode; either 128x, 192x 256x, 384x or 512x the input sample rate in Double Speed Mode; or
64x, 96x 128x, 192x or 256 x the input sample rate in Quad Speed Mode. Tables 8-10 illustrate the stan-
dard audio sample rates and the required master clock frequencies.
Note: These clocking ratios are only available in Control Port Mode when the MCLK Divide bit is enabled.
Mode Select - M3, M2, M1 and M0 (Stand-alone Mode)
Pins 7, 8, 9 and 10 Inputs
Function:
Mode Select - M3 (Control Port Mode)
Pin 7, Input
Function:
The Mode Select Pin, M3, is not used in PCM Control Port mode and should be terminated to ground.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-20Y-MX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-20Y-MX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F4 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-20Y-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-2NR-MW-F3 | CONVERTER MOD DC/DC 7.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4391A-KZZR | 功能描述:数模转换器- DAC IC 24B 192kHz Stereo DAC w/Vol Cntrl RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4391-KZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4391-KZZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CS4392_04 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
发布紧急采购，3分钟左右您将得到回复。