- 您现在的位置：买卖IC网 > PDF目录10669 > CS5364-DQZ (Cirrus Logic Inc)IC ADC 4CH 114DB 216KHZ 48-LQFP PDF资料下载
参数资料
| 型号： | CS5364-DQZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 22/42页 |
| 文件大小： | 0K |
| 描述： | IC ADC 4CH 114DB 216KHZ 48-LQFP |
| 标准包装： | 250 |
| 位数： | 24 |
| 采样率（每秒）： | 216k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 580mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 管件 |
| 输入数目和类型： | 4 个差分，单极 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 配用： | CDB5364-ND - EVALUATION BOARD FOR CS5364 |
| 其它名称： | 598-1697 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
DS625F4
29
CS5364
4.11
Optimizing Performance in TDM Mode
Noise Management is a design technique that is utilized in the majority of audio A/D converters. Noise man-
agement is relatively simple conceptually. The goal of noise management is to interleave the on-chip digital
activity with the analog sampling processes to ensure that the noise generated by the digital activity is min-
imized (ideally non-existant) when the analog sampling occurs. Noise management, when implemented
properly, minimizes the on-chip interference between the analog and digital sections of the device. This
technique has proven to be very effective and has simplified the process of implementing an A/D converter
into a systems design. The dominate source of interference (and most difficult to control) is the activity on
the serial audio interface (SAI). However, noise management becomes more difficult to implement as audio
sample rates increase simply due to the fact that there is less time between transitions on the SAI.
The CS5364 A/D converter supports a multi-channel Time-Division-Multiplexed interface for Single, Double
and Quad-Speed sampling modes. In Single-Speed Mode, sample rates below 50 kHz, the required fre-
quencies of the audio serial ports are sufficiently low that it is possible to implement noise-management. In
this mode, the performance of the devices are relatively immune to activity on the audio ports.
However, in Double-Speed and Quad-Speed modes there is insufficient time to implement noise manage-
ment due to the required frequencies of the audio ports. Therefore, analog performance, both dynamic
range and THD+N, can be degraded if the serial port transitions occurr concurrently with the analog sam-
pling. The magnitude of the interference is not only related to the timing of the transition but also the di/dt or
transient currents associated with the activity on the serial ports. Even though there is insufficient time to
properly implement noise management, the interference effects can be minimized by controlling the tran-
sient currents required of the serial ports in Double- and Quad-Speed TDM Modes.
In addition to standard mixed-signal design techniques, system performance can be maximized by following
several guidelines during design.
–
Operate the serial audio port at 3.3 V and not 5 V. The lower serial port voltage lowers transent
currents.
–
Operate the A/D converter as a system clock Slave. The serial clock and Left/Right clock become high-
impedence inputs in this mode and do not generate significant transient currents.
–
Place a buffer on the serial data output very near the A/D converter. Minimizing the stray capacitance
of the printed circuit board trace and the loading presented by other devices on the serial data line will
minimize the transient current.
–
Place a resistor, near the converter, beween the A/D serial data output and the buffer. This resistor will
reduce the instantaneous switching currents into the capacitive loads on the nets, resulting in a slower
edge rate. The value of the resistor should be as high as possible without causing timing problems
elsewhere in the system.
4.12
DC Offset Control
The CS5364 includes a dedicated high-pass filter for each channel to remove input DC offset at the system
level. A DC level may result in audible “clicks” when switching between devices in a multi-channel system.
In Stand-Alone Mode, all of the high-pass filters remain enabled. In Control Port Mode, the high-pass filters
default to enabled, but may be controlled by writing to the HPF register. If any HPF bit is taken low, the re-
spective high-pass filter is enabled, and it continuously subtracts a measure of the DC offset from the output
of the decimation filter. If any HPF bit is taken high during device operation, the value of the DC offset reg-
ister is frozen, and this DC offset will continue to be subtracted from the conversion result.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J7N-MY-F3 | CONVERTER MOD DC/DC 18.5V 50W |
| AD7859ASZ | IC ADC 12BIT 8CH LP 44-MQFP |
| VE-J7N-MY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
| AD9215BRUZ-105 | IC ADC 10BIT 105MSPS 3V 28-TSSOP |
| LTC2442CG#PBF | IC ADC 24BIT 4CH 36-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5364-DQZR | 功能描述:音频模/数转换器 IC IC 114dB 192kHz 4ch ADC w/TDM Intrfc RoHS:否 制造商:Wolfson Microelectronics 转换速率: 分辨率: ADC 输入端数量: 工作电源电压: 最大工作温度: 最小工作温度: 安装风格: 封装 / 箱体: 封装: |
| CS5366 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz, 6-Channel A/D Converter |
| CS5366_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz, 6-Channel A/D Converter |
| CS5366_09 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz, 6-Channel A/D Converter |
| CS5366-CQZ | 功能描述:音频模/数转换器 IC 114dB 192kHz 6-Ch ADC w/TDM Interface RoHS:否 制造商:Wolfson Microelectronics 转换速率: 分辨率: ADC 输入端数量: 工作电源电压: 最大工作温度: 最小工作温度: 安装风格: 封装 / 箱体: 封装: |
发布紧急采购，3分钟左右您将得到回复。