- 您现在的位置：买卖IC网 > PDF目录11021 > CS5376A-IQZR (Cirrus Logic Inc)IC FILTER DGTL MULTI-CH 64-TQFP PDF资料下载
参数资料
| 型号： | CS5376A-IQZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 10/49页 |
| 文件大小： | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 标准包装： | 1,000 |
| 滤波器类型： | 数字 |
| 滤波器数： | 4 |
| 滤波器阶数： | 2nd |
| 电源电压： | 3 V ~ 5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 带卷 (TR) |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
18
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Link Decision Times
The amount of clock cycles allocated to the link to respond to a received packet and correctly receive back-to-back
packets is given in Table 7.
Table 7.
Link Decision Times
Parameter Name
HS PHY
Delay
FS PHY
Delay
LS PHY
Delay
Definition
Transmit-Transmit
(Host Only)
15 to 24
7 to 18
77 to 247
Number of clocks a host link must wait before driving the
TXCMD for the second packet.
In HS, the link starts counting from the assertion of STP for
the first packet.
In FS, the link starts counting from the RXCMD indicating
LINESTATE has transitioned from SE0-to-J for the first
packet. The timings given ensure inter-packet delays of 2.0
to 6.5 bit times.
Receive-Transmit
(Host or Peripheral)
1 to 14
7 to 18
16 to 18
Number of clocks the link must wait before driving the
TXCMD for the transmit packet.
In HS, the link starts counting from the end of the receive
packet (de-assertion of DIR or an RXCMD indicating
RxActive is LOW).
In FS/LS, the link starts counting from the RXCMD
indicating LINESTATE has transitioned from SE0-to-J for
the receive packet. The timings given ensure inter-packet
delays of 2.0 to 6.5 bit times.
Receive-Receive
(Peripheral Only)
1
Minimum number of clocks between consecutive receive
packets. The link must be capable of receiving both
packets.
Transmit-Receive
(Host or Peripheral)
92
80
718
Host or peripheral transmits a packet, then times out after
this number of clock cycles if a response is not received.
Any subsequent transmission can occur after this time.
CLOCK
D0-D7
STP
DIR
NXT
D0
TXCMD
DN-1
DATA
turn
around
D1
RX End Delay
( 3 to 8 clocks)
DN-4
DN-3
DN-2
DN
EOP
DP or
DM
IDLE
SYNC
Link Decision Time (1 to 14 clocks)
TX Start Delay
(1 to 2 clocks)
USB Inter Packet Delay (8 to 192 HS bit times)
Figure 11.
HS Receive to Transmit Packet Timing, Example 1
相关PDF资料 |
PDF描述 |
|---|---|
| VE-20K-IY-F2 | CONVERTER MOD DC/DC 40V 50W |
| MC9S08JS8LCWJ | MCU 8BIT 8K FLASH 20-SOIC |
| VE-20K-IY-F1 | CONVERTER MOD DC/DC 40V 50W |
| LTC1064-1ACN | IC FILTR 8TH ORDR LOWPASS 14-DIP |
| LTC1264-7CSW#TR | IC FILTER LP 8ORD 250KHZ 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
| CS5378-ISZ | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。