- 您现在的位置：买卖IC网 > PDF目录11021 > CS5376A-IQZR (Cirrus Logic Inc)IC FILTER DGTL MULTI-CH 64-TQFP PDF资料下载
参数资料
| 型号： | CS5376A-IQZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 17/49页 |
| 文件大小： | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 标准包装： | 1,000 |
| 滤波器类型： | 数字 |
| 滤波器数： | 4 |
| 滤波器阶数： | 2nd |
| 电源电压： | 3 V ~ 5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 带卷 (TR) |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
24
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Register Read and Write Operations
The link can read or write register bytes, and set or
clear register bits as needed, using the TXCMD byte.
The FUSB2805 supports immediate and extended
addressing register operations, with the extended
register addressing being optional for the link. If the
FUSB2805 asserts DIR during an operation, the register
operation is aborted. When a register operation is
aborted, the link must retry until successful.
Immediate Register Read and Write
Immediate address registers are accessed by first
sending the TXCMD byte as either a RegRead or
RegWrite command with the required register address.
For RegRead, the link sends its read command request
and waits for NXT to assert. In the cycle after NXT
asserts, the FUSB2805 asserts DIR to gain control of
the bus. In the cycle after DIR asserts, the FUSB2805
must return the register read data. The FUSB2805 does
not assert NXT when DIR is asserted during the register
read operation, including during the period that the
register read data is being returned, to ensure that a
USB receive event always overrides the register read
during any cycle (see section 3.8.3.2 of ULPI Rev. 1.1
specification). If the FUSB2805 aborts the RegRead by
asserting DIR early, the link must retry the RegRead
when the bus is idle.
For RegWrite, the link sends its write command request
and waits for NXT to assert. In the cycle after NXT
asserts, the link sends the register write data and waits
for NXT to assert again. When NXT asserts the second
time, the link asserts STP in the following cycle to
complete the operation. The FUSB2805 must detect
STP assertion before it accepts another transmit
command. If the FUSB2805 aborts the RegWrite by
asserting, DIR the link must retry the RegWrite when
the link is idle.
For back-to-back read/write and USB receive signaling,
refer to ULPI specifications, section 3.8.3.3 for details
and timing waveforms.
Extended Register Read and Write
Extended addressing read (EXTR) and write (EXTW)
means that the address is available in the next clock
cycle. Accessing immediate address 2Fh indicates an
access to the extended register set.
For an EXTR (extended register read), the link sends a
register-read command with the address set to 2Fh and
waits for NXT to assert. In the cycle after NXT asserts,
the link sends the extended register address and waits
for NXT to assert again. When NXT asserts the second
time, the FUSB2805 asserts DIR to gain control of the
bus. In the cycle after DIR asserts, the FUSB2805 must
return the register read data. The FUSB2805 does not
assert NXT when DIR is asserted during the register
read operation, including during the period that the
register read data is being returned, to ensure that a
USB receive event always overrides the register read
during any cycle (see section 3.8.3.5 of ULPI Rev. 1.1
specification). If the FUSB2805 aborts the RegRead by
asserting DIR early, the link must retry the RegRead
when the bus is idle.
For an EXTW (extended register write), the link sends a
register write command with the address set to 2Fh and
waits for NXT to assert. In the cycle after NXT asserts,
the link sends the extended register address and waits
for NXT to assert again. When NXT asserts the second
time, the link sends the register write data and waits for
NXT to assert again. When NXT asserts the third time,
the link asserts STP in the following cycle to complete
the operation. If the FUSB2805 aborts the RegWrite by
asserting DIR, the link must retry the RegWrite when
the bus is idle.
For back-to-back extended read and USB receive
signaling, refer to ULPI specifications section 3.8.3.5 for
details and timing waveforms.
Please refer to ULPI specification, section 3.8.3 for
details on register read and write operations and
functionality.
Aborting ULPI Transfers
There are two ways to abort ULPI transfers:
Link aborted by the FUSB2805
FUSB2805 aborted by the link.
Link Aborted by the FUSB2805
When the link is transferring data, the FUSB2805 can
abort the link by asserting DIR.
FUSB2805 Aborted by the Link
When FUSB2805 has DIR asserted (in synchronous
mode), the link can abort by asserting STP. There are
very specific criteria to meet in the timing diagram to
guarantee the link transaction, which is related to the
cycle in which STP is asserted by the link to request
aborting the FUSB2805 (see section 3.3.4.2 of the ULPI
Rev. 1.1 specification for timing details). While this
feature can be used at any time, it is provided to
terminate a “babbling” port by disabling the FUSB2805.
The FUSB2805 cannot guarantee the validity of USB
data during the current packet and the next packet if the
link asserts STP during a USB receive packet.
Please refer to ULPI specification, section 3.8.4 for
details on aborting ULPI transfers.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-20K-IY-F2 | CONVERTER MOD DC/DC 40V 50W |
| MC9S08JS8LCWJ | MCU 8BIT 8K FLASH 20-SOIC |
| VE-20K-IY-F1 | CONVERTER MOD DC/DC 40V 50W |
| LTC1064-1ACN | IC FILTR 8TH ORDR LOWPASS 14-DIP |
| LTC1264-7CSW#TR | IC FILTER LP 8ORD 250KHZ 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
| CS5378-ISZ | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。