- 您现在的位置：买卖IC网 > PDF目录11021 > CS5376A-IQZR (Cirrus Logic Inc)IC FILTER DGTL MULTI-CH 64-TQFP PDF资料下载
参数资料
| 型号： | CS5376A-IQZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 32/49页 |
| 文件大小： | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 标准包装： | 1,000 |
| 滤波器类型： | 数字 |
| 滤波器数： | 4 |
| 滤波器阶数： | 2nd |
| 电源电压： | 3 V ~ 5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 带卷 (TR) |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
38
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
USB Interrupt Enable (Rising) Register
– INTR_EN_R_CTRL (0Dh-0Fh Read, 0Dh Write,
0Eh Set, 0Fh Clear)
These
register
bits
control
the
interrupt
event
notification settings of the FUSB2805 for LOW-to-HIGH
signal changes. By default, all transitions are enabled.
Interrupt circuitry can be powered down in any mode
when both rising and falling edge enables are disabled.
To ensure interrupts are detectable when CLOCK is
powered down, the link should enable both rising and
falling edges.
Table 20. USB Interrupt Enable (Rising) Register
Field Name
Bits
Access Reset
Description
HostDisconnect Rise
0
rd/wr/s/c
1b
Generates an interrupt event notification when HostDisconnect
changes from LOW to HIGH. Applicable only in host mode
(DpPulldown and DmPulldown both set to 1b).
VBUSValid Rise
1
rd/wr/s/c
1b
Generates an interrupt event notification when VBUSValid changes
from LOW to HIGH.
SessValid Rise
2
rd/wr/s/c
1b
Generates an interrupt event notification when SessValid changes
from LOW to HIGH. SessValid is the same as UTMI+ AValid.
SessEnd Rise
3
rd/wr/s/c
1b
Generates an interrupt event notification when SessEnd changes
from LOW to HIGH.
IDGnd Rise
4
rd/wr/s/c
1b
Generates an interrupt event notification when IDGnd changes
from LOW to HIGH. IDGnd is valid 50 ms after IDPullup is set to
1b; otherwise, IDGnd is undefined and should be ignored.
RESERVED
7:5
rd/wr/s/c
0b
Reserved
USB Interrupt Enable (Falling) Register
– INTR_EN_F_CTRL (10h-12h Read, 10h Write,
11h Set, 12h Clear)
These
register
bits
control
the
interrupt
event
notification settings of the FUSB2805 for HIGH-to-LOW
signal changes. By default, all transitions are enabled.
Interrupt circuitry can be powered down in any mode
when both rising and falling edge enables are disabled.
To ensure interrupts are detectable when CLOCK is
powered down, the link should enable both rising and
falling edges.
Note:
24. RxActive and RxError must always be
communicated immediately, these events are not
included in this register.
Table 21. USB Interrupt Enable (Falling) Register
Field Name
Bits
Access
Reset
Description
HostDisconnect Fall
0
rd/wr/s/c
1b
Generates an interrupt event notification when HostDisconnect
changes from HIGH to LOW. Applicable only in host mode
(DpPulldown and DmPulldown both set to 1b).
VBUSValid Fall
1
rd/wr/s/c
1b
Generates an interrupt event notification when VBUSValid changes
from HIGH to LOW.
SessValid Fall
2
rd/wr/s/c
1b
Generates an interrupt event notification when SessValid changes
from HIGH to LOW. SessValid is the same as UTMI+ AValid.
SessEnd Fall
3
rd/wr/s/c
1b
Generates an interrupt event notification when SessEnd changes
from HIGH to LOW.
IDGnd Fall
4
rd/wr/s/c
1b
Generates an interrupt event notification when IDGnd changes
from HIGH to LOW. IDGnd is valid 50ms after IDPullup is set to
1b; otherwise, IDGnd is undefined and should be ignored.
RESERVED
7:5
rd/wr/s/c
0b
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| VE-20K-IY-F2 | CONVERTER MOD DC/DC 40V 50W |
| MC9S08JS8LCWJ | MCU 8BIT 8K FLASH 20-SOIC |
| VE-20K-IY-F1 | CONVERTER MOD DC/DC 40V 50W |
| LTC1064-1ACN | IC FILTR 8TH ORDR LOWPASS 14-DIP |
| LTC1264-7CSW#TR | IC FILTER LP 8ORD 250KHZ 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
| CS5378-ISZ | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道数量:Single 共模抑制比（最小值）: 输入补偿电压: 工作电源电压:3 V to 5.5 V 电源电流:5 mA 最大功率耗散: 最大工作温度:+ 70 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-20 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。