参数资料
| 型号： | CS5530-ISZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 15/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 1CH W/LNA 20-SSOP |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 3.84k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | 598-1158-ND - BOARD EVAL FOR CS5530 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
CS5530
22
DS742F3
2.4.4 Performing Calibrations
To perform a calibration, the user must send a com-
mand byte with its MSB=1, and the appropriate
calibration bits (CC2-CC0) set to choose the type
of calibration to be performed. The calibration will
be performed using the filter rate, and siganl span
(unipolar or bipolar) as set in the configuration reg-
ister. The length of time it takes to do a calibration
is slightly less than the amount of time it takes to do
a single conversion (see Table 1 for single conver-
sion timing). Offset calibration takes 608 clock cy-
cles less than a single conversion when FRS = 0,
and 729 clock cycles less when FRS = 1. Gain cal-
ibration takes 128 clock cycles less than a single
conversion when FRS = 0, and 153 clock cycles
less when FRS = 1.
Once a calibration cycle is complete, SDO falls and
the results are automatically stored in either the
gain or offset register. SDO will remain low until
the next command word is begun. If additional cal-
ibrations are performed while referencing the same
calibration registers, the last calibration results will
replace the effects from the previous calibration.
Only one calibration is performed with each com-
mand byte.
2.4.5 System Calibration
For the system calibration functions, the user must
supply the converter input calibration signals which
represent ground and full-scale. When a system off-
set calibration is performed, a ground referenced sig-
nal must be applied to the converter. Figure 10
illustrates system offset calibration.
As shown in Figure 11, the user must input a signal
representing the positive full-scale point to perform
a system gain calibration. In either case, the cali-
bration signals must be within the specified calibra-
tion limits for each specific calibration step (refer
to the System Calibration Specifications).
2.4.6 Calibration Tips
Calibration steps are performed at the output word
rate selected by the WR3-WR0 bits of the configu-
ration register. To minimize the effects of peak-to-
peak noise on the accuracy of calibration the con-
verter should be calibrated using the slowest word
rate that is acceptable.
It is recommended that
word rates of 240 Sps and higher not be used for
calibration.) To minimize digital noise near the de-
vice, the user should wait for each calibration step
to be completed before reading or writing to the se-
rial port. Reading the calibration registers and aver-
aging multiple calibrations together can produce a
more accurate calibration result. Note that access-
ing the ADC’s serial port before a calibration has
finished may result in the loss of synchronization
between the microcontroller and the ADC, and may
prematurely halt the calibration cycle.
Figure 10. System Calibration of Offset
Figure 11. System Calibration of Gain
相关PDF资料 |
PDF描述 |
|---|---|
| CS5534-ASZR | IC ADC 24BIT 4CH W/LNA 24-SSOP |
| CS5534-BSZR | IC ADC 24BIT 4CH W/LNA 24SSOP |
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
| CS5565-ISZ | IC ADC DELTA-SIGMA 24BIT 24-SSOP |
| CY28317PVXC-2 | IC CLK FTG VIA PL/E133T 48SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5531 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16 BIT AND 24 BIT ADCS WITH ULTRA LOW NOISE PGIA |
| CS5531_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-bit and 24-bit ADCs with Ultra-low-noise PGIA |
| CS5531-AS | 功能描述:模数转换器 - ADC 2-Ch 16-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5531-ASR | 功能描述:模数转换器 - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| CS5531-ASZ | 功能描述:模数转换器 - ADC 2-Ch 16-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。