- 您现在的位置：买卖IC网 > PDF目录9597 > CY28317PVXC-2T (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF资料下载
参数资料
| 型号： | CY28317PVXC-2T |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 20/20页 |
| 文件大小： | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 标准包装： | 1,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 输入： | 晶体 |
| 输出： | HCSL，LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:20 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 248MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-BSSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 48-SSOP |
| 包装： | 带卷 (TR) |
CY28317-2
....................... Document #: 38-07094 Rev. *B Page 9 of 20
Bit 3
RST_EN_FC
0
This bit will enable the generation of a Reset pulse after a frequency change
occurs.
0 = Disabled
1 = Enabled
Bit 2
WD_TO_STATUS
0
Watchdog Timer Time-out Status bit
0 = No time-out occurs (Read); Ignore (Write)
1 = Time-out occurred (Read); Clear WD_TO_STATUS (Write)
Bit 1
WD_EN
0
0 = Stop and reload Watchdog Timer. Unlock CY28317-2 from recovery
frequency mode.
1 = Enable Watchdog Timer. It will start counting down after a frequency change
occurs.
Note: CY28317-2 will generate a system reset, reload a recovery frequency,
and lock itself into a recovery frequency mode after a Watchdog Timer time-out
occurs. Under recovery frequency mode, CY28317-2 will not respond to any
attempt to change output frequency via the SMBus control bytes. System
software can unlock CY28317-2 from its recovery frequency mode by clearing
the WD_EN bit.
Bit 0
CPU0:1_DRV
0
CPU0:1 clock output drive strength
0 = Normal
1 = High Drive
Byte 9: System RESET and Watchdog Timer Register (continued)
Bit
Name
Default
Pin Description
Byte 10: Skew Control Register
Bit
Name
Default
Description
Bit 7
CPU0:1_Skew2
0
CPU 0:1 output skew control
000 = Normal
001 = –150 ps
010 = –300 ps
011 = –450 ps
100 = +150 ps
101 = +300 ps
110 = +450 ps
111 = +600 ps
Bit 6
CPU0:1_Skew1
0
Bit 5
CPU0:1_Skew0
0
Bit 4
Reserved
0
Reserved
Bit 3
Reserved
0
Reserved
Bit 2
Reserved
0
Reserved
Bit 1
CPUT&C_Skew1
0
CPUT and CPUC output skew control
00 = Normal
01 = –150 ps
10 = +150 ps
11 = +300 ps
Bit 0
CPUT&C_Skew0
0
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24WG11SC | CONN RCPT 11POS JAM NUT W/SCKT |
| V48B2H100B3 | CONVERTER MOD DC/DC 2V 100W |
| IDTCSPT857DPAGI | IC PLL CLK DVR SDRAM 48-TSSOP |
| MS3111P20-41S | CONN RCPT 41POS CBL MNT W/SCKT |
| V48B28H250BL | CONVERTER MOD DC/DC 28V 250W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28317ZC-2 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
| CY28322ZC-2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。