- 您现在的位置：买卖IC网 > PDF目录9597 > CY28317PVXC-2T (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF资料下载
参数资料
| 型号： | CY28317PVXC-2T |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 标准包装： | 1,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 输入： | 晶体 |
| 输出： | HCSL，LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:20 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 248MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-BSSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 48-SSOP |
| 包装： | 带卷 (TR) |
CY28317-2
..................... Document #: 38-07094 Rev. *B Page 14 of 20
How to Program CPU Output Frequency
When the programmable output frequency feature is enabled
(Pro_Freq_EN bit is set), the CPU output frequency is deter-
mined by the following equation:
Fcpu = G * (N+3)/(M+3)
“N” and “M” are the values programmed in Programmable
Frequency Select N-Value register and M-Value register,
respectively.
“G” stands for the PLL Gear Constant, which is determined by
the programmed value of FS[4:0] or SEL[4:0]. The value is
listed in Table 4.
The ratio of (N+3) and (M+3) need to be greater than “1”
[(N+3)/(M+3) > 1].
The following table lists set of N and M values for different
frequency output ranges.This example uses a fixed value for
the M-Value register and selects the CPU output frequency by
changing the value of the N-Value register.
WD_TIMER[4:0]
These bits store the time-out value of the Watchdog Timer. The scale of the timer is determine by the
prescaler.
The timer can support a value of 150 ms to 4.8 sec when the prescaler is set to 150 ms. If the prescaler
is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec.
When the Watchdog Timer reaches “0,” it will set the WD_TO_STATUS bit.
WD_PRE_SCALER
0 = 150 ms
1 = 2.5 sec
RST_EN_WD
This bit will enable the generation of a Reset pulse when a watchdog timer time-out occurs.
0 = Disabled
1 = Enabled
RST_EN_FC
This bit will enable the generation of a Reset pulse after a frequency change occurs.
0 = Disabled
1 = Enabled
Table 7. Register Summary (continued)
Name
Description
Table 8. Examples of N and M Value for Different CPU Frequency Range
Frequency Ranges
Gear Constants
Fixed Value for
M-Value Register
Range of N-Value Register
for Different CPU Frequency
50 MHz – 129 MHz
48.00741
93
97–255
130 MHz – 248 MHz
48.00741
45
127–245
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24WG11SC | CONN RCPT 11POS JAM NUT W/SCKT |
| V48B2H100B3 | CONVERTER MOD DC/DC 2V 100W |
| IDTCSPT857DPAGI | IC PLL CLK DVR SDRAM 48-TSSOP |
| MS3111P20-41S | CONN RCPT 41POS CBL MNT W/SCKT |
| V48B28H250BL | CONVERTER MOD DC/DC 28V 250W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28317ZC-2 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
| CY28322ZC-2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。