- 您现在的位置：买卖IC网 > PDF目录9582 > CY28446LFXCT (Silicon Laboratories Inc)IC CLOCK CALISTOGA CK410M 64QFN PDF资料下载
参数资料
| 型号： | CY28446LFXCT |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 2/19页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CALISTOGA CK410M 64QFN |
| 标准包装： | 2,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服务器 |
| 输入： | LVTTL，晶体 |
| 输出： | HCSL，LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:20 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 200MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 带卷 (TR) |
CY28446
.....................Document #: 001-00168 Rev *F Page 10 of 19
PD (Power down) Clarification
The CKPWRGD/PWRDWN# pin is a dual-function pin. During
initial power-up, the pin functions as CKPWRGD. Once
CKPWRGD has been sampled HIGH by the clock chip, the pin
assumes PD# functionality. The PD# pin is an asynchronous
active LOW input used to shut off all clocks cleanly before
shutting off power to the device. This signal is synchronized
internal to the device before powering down the clock synthe-
sizer. PD# is also an asynchronous input for powering up the
system. When PD# is asserted LOW, all clocks need to be
driven to a LOW value and held before turning off the VCOs
and the crystal oscillator.
PD (Power down) Assertion
When PD is sampled HIGH by two consecutive rising edges
of CPUC, all single-ended outputs will be held LOW on their
next HIGH-to-LOW transition and differential clocks must held
HIGH or tri-stated (depending on the state of the control
register drive mode bit) on the next diff clock# HIGH-to-LOW
transition within 4 clock periods. When the SMBus PD drive
mode bit corresponding to the differential (CPU, SRC, and
DOT) clock output of interest is programmed to ‘0’, the clock
output are held with “Diff clock” pin driven HIGH and “Diff
clock#” driven LOW. If the control register PD drive mode bit
corresponding to the output of interest is programmed to “1”,
then both the “Diff clock” and the “Diff clock#” are LOW.
Figure 4 shows CPUT = 133 MHz and PD drive mode = ‘1’ for
all differential outputs. This diagram and description is appli-
cable to valid CPU frequencies 100, 133, 166 and 200 MHz. If
PD mode has the initial power-on state, PD must be asserted
HIGH in less than 10
s after asserting Vtt_PwrGd#. The
96_100_SSC follows the DOT waveform selected for 96 MHz
and the SRC waveform in 100 MHz mode.
PD Deassertion
The power-up latency is less than 1.8 ms. This is the time from
the deassertion of the PD pin or the ramping of the power
supply until the time that stable clocks are output from the
clock chip. All differential outputs stopped in a three-state
condition resulting from power-down will be driven HIGH in
less than 300
s of PD deassertion to a voltage greater than
200 mV. After the clock chip’s internal PLL is powered up and
locked, all outputs will be enabled within a few clock cycles of
each other. Figure 5 is an example showing the relationship of
clocks coming up. It should be noted that 96_100_SSC will
follow the DOT waveform is selected for 96 MHz and the SRC
waveform when in 100-MHz mode.
Figure 4. Power down Assertion Timing Waveform
PD
US B , 4 8 M H z
DO T9 6 T
D O T 96C
S RCT 1 0 0 M Hz
S R CC 1 0 0 M Hz
C P UT, 1 3 3 M Hz
P C I, 3 3 M H z
RE F
CP U C , 1 3 3 M Hz
Figure 5. Power-down Deassertion Timing Waveform
DO T 96C
PD
CP UC, 133M H z
CP UT , 133M H z
S RCC 100M H z
USB, 48M Hz
DO T 96T
S RCT 100M H z
Tstab le
<1 .8 ms
P C I, 33M H z
RE F
Tdrive_PW R D N #
<3 00
, >200 mV
相关PDF资料 |
PDF描述 |
|---|---|
| CY28445LFXC-5T | IC CLOCK CALISTOGA CK410M 68QFN |
| VI-B4J-IU | CONVERTER MOD DC/DC 36V 200W |
| MC1489DR2G | IC LINE RECEIVER QUAD 14-SOIC |
| VI-B4F-IU | CONVERTER MOD DC/DC 72V 200W |
| VI-B31-MY-S | CONVERTER MOD DC/DC 12V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28447 | 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Calistoga Chipset |
| CY28447LFXC | 功能描述:时钟发生器及支持产品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28447LFXCT | 功能描述:时钟发生器及支持产品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28506OC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR MOTHERBOARDS - Bulk |
| CY28506OCT | 制造商:Rochester Electronics LLC 功能描述:CLOC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。