- 您现在的位置：买卖IC网 > PDF目录17066 > DC178A (Linear Technology)BOARD SAR ADC LTC1418 PDF资料下载
参数资料
| 型号： | DC178A |
| 厂商： | Linear Technology |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | BOARD SAR ADC LTC1418 |
| 设计资源： | DC178A Design File DC178A Schematic |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 200k |
| 数据接口： | 串行，并联 |
| 输入范围： | ±2.048 V |
| 已用 IC / 零件： | LTC1418 |
| 已供物品： | 板 |
| 相关产品： | LTC1418IG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418AIG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418CG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418ACG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418IG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418CN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP LTC1418IN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP LTC1418CG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418ACG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418AIG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP 更多... |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
14
LTC1418
APPLICATIONS INFORMATION
WU
U
nected to this analog ground plane. Low impedance ana-
log and digital power supply common returns are essential
to low noise operation of the ADC and the foil width for
these tracks should be as wide as possible. In applications
where the ADC data outputs and control signals are
connected to a continuously active microprocessor bus, it
is possible to get errors in the conversion results. These
errors are due to feedthrough from the microprocessor to
the successive approximation comparator. The problem
can be eliminated by forcing the microprocessor into a
wait state during conversion or by using three-state buff-
ers to isolate the ADC data bus. The traces connecting the
pins and bypass capacitors must be kept short and should
be made as wide as possible.
The LTC1418 has differential inputs to minimize noise
coupling. Common mode noise on the AIN+ and AIN– leads
will be rejected by the input CMRR. The AIN– input can be
used as a ground sense for the AIN
+ input; the LTC1418 will
hold and convert the difference voltage between AIN+ and
AIN–. The leads to AIN+ (Pin 1) and AIN– (Pin 2) should be
kept as short as possible. In applications where this is not
possible, the AIN+ and AIN– traces should be run side by
side to equalize coupling.
SUPPLY BYPASSING
High quality, low series resistance ceramic, 10
F bypass
capacitors should be used at the VDD and REFCOMP pins.
Surface mount ceramic capacitors such as Murata
GRM235Y5V106Z016 provide excellent bypassing in a
small board space. Alternatively 10
F tantalum capacitors
in parallel with 0.1
F ceramic capacitors can be used.
error adjustment is achieved by adjusting the offset
applied to the AIN– input. For zero offset error apply
– 125
V (i.e., –0.5LSB) at AIN+ and adjust the offset
at the AIN
– input until the output code flickers between
0000 0000 0000 00 and 1111 1111 1111 11. For
full-scale adjustment, an input voltage of 2.047625V
(FS – 1.5LSBs) is applied to AIN
+ and R2 is adjusted until
the output code flickers between 0111 1111 1111 10 and
0111 1111 1111 11.
BOARD LAYOUT AND GROUNDING
Wire wrap boards are not recommended for high resolu-
tion or high speed A/D converters. To obtain the best
performance from the LTC1418, a printed circuit board
with ground plane is required. The ground plane under the
ADC area should be as free of breaks and holes as
possible, such that a low impedance path between all ADC
grounds and all ADC decoupling capacitors is provided. It
is critical to prevent digital noise from being coupled to the
analog input, reference or analog power supply lines.
Layout should ensure that digital and analog signal lines
are separated as much as possible. In particular, care
should be taken not to run any digital track alongside an
analog signal track.
An analog ground plane separate from the logic system
ground should be established under and around the ADC.
Pin 5 (AGND) and Pin 14 (DGND) and all other analog
grounds should be connected to this single analog ground
plane. The REFCOMP bypass capacitor and the VDD by-
pass capacitor should also be connected to this analog
ground plane. No other digital grounds should be con-
1418 F11
DIGITAL
SYSTEM
ANALOG
INPUT
CIRCUITRY
5
4
2
27
28
14
1
10
F
3
1
F10F
10
F
ANALOG GROUND PLANE
+
–
AIN
+
AGND
REFCOMP
VSS
VREF
VDD
LTC1418
DGND
AIN
–
Figure 11. Power Supply Grounding Practice
相关PDF资料 |
PDF描述 |
|---|---|
| EBM22DSEN-S243 | CONN EDGECARD 44POS .156 EYELET |
| DC1186A | BOARD SAR ADC LTC2308 |
| MDP-XOMAP3630-10-1024512R | KIT MOBILE DEV ZOOM OMAP36X |
| V24C48E150BL3 | CONVERTER MOD DC/DC 48V 150W |
| EVAL-AD5764REBZ | EVAL BOARD FOR AD5764 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1792 | 功能描述:BOARD DAC LTC2756 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™, SoftSpan™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC1792A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2756; Kit Contents:Evaluation Board for LTC2756; Features:SoftSpan IOUT DAC, SPI Interface; Length:29mm |
| DC1796A-A | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
| DC1796A-B | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
| DC1796A-C | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
发布紧急采购，3分钟左右您将得到回复。