- 您现在的位置：买卖IC网 > PDF目录17061 > DC571A (Linear Technology)BOARD DELTA SIGMA ADC LTC2418 PDF资料下载
参数资料
| 型号： | DC571A |
| 厂商： | Linear Technology |
| 文件页数： | 13/48页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2418 |
| 软件下载： | QuikEval System |
| 设计资源： | DC571A Design File DC571A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 7.5 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 工作温度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2418 |
| 已供物品： | 板 |
| 相关产品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2418IGN#PBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN#TRPBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGN#TRPBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN#PBF-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGN-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGNTR-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418IGN-ND - IC ADC 24BIT DIFF INPUT 28SSOP LTC2418CGNTR-ND - IC ADC 24BIT DIFF INPUT 28SSOP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
LTC2414/LTC2418
20
241418fa
The serial clock mode is selected on the falling edge of CS.
To select the external serial clock mode, the serial clock pin
(SCK) must be LOW during each CS falling edge.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is pulled LOW, EOC is output to the SDO pin.
EOC = 1 while a conversion is in progress and EOC = 0 if
the device is in the sleep state. Independent of CS, the
device automatically enters the low power sleep state once
the conversion is complete.
When the device is in the sleep state, its conversion result
is held in an internal static shift register. The device
remains in the sleep state until the first rising edge of SCK
is seen while CS is LOW. The input data is then shifted in
via the SDI pin on the rising edge of SCK (including the
first rising edge) and the output data is shifted out of the
SDO pin on each falling edge of SCK. This enables
external circuitry to latch the output on the rising edge of
SCK. EOC can be latched on the first rising edge of SCK
and the last bit of the conversion result can be latched on
the 32nd rising edge of SCK. On the 32nd falling edge of
SCK, the device begins a new conversion. SDO goes HIGH
(EOC = 1) indicating a conversion is in progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first rising edge and the 32nd
falling edge of SCK, see Figure 6. On the rising edge of CS,
the device aborts the data output state and immediately
initiates a new conversion. If the device has not finished
loading the last input bit A0 of SDI by the time CS is pulled
HIGH, the address information is discarded and the previ-
ous address is kept. This is useful for systems not requir-
ing all 32 bits of output data, aborting an invalid conversion
cycle or synchronizing the start of a conversion.
Figure 6. External Serial Clock, Reduced Data Output Length
APPLICATIO S I FOR ATIO
WU
UU
(1)
(0)
EN
SGL
A2
A1
A0
ODD/
SIGN
SDI
DON’T CARE
SDO
SCK
(EXTERNAL)
CS
DATA
OUTPUT
CONVERSION
SLEEP
TEST EOC
DATA OUTPUT
Hi-Z
CONVERSION
241418 F06
MSB
SIG
BIT 8
BIT 27
BIT 26
BIT 25
BIT 24
BIT 9
BIT 28
BIT 29
BIT 30
EOC
BIT 31
BIT 0
EOC
Hi-Z
TEST EOC
VCC
FO
REF+
REF–
CH0
CH7
CH8
CH15
COM
SCK
SDI
SDO
CS
GND
919
11
12
21
28
1
8
10
18
17
15
16
20
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUTS
= 50Hz REJECTION
= EXTERNAL OSCILLATOR
= 60Hz REJECTION
VCC
1
F
2.7V TO 5.5V
LTC2414/
LTC2418
4-WIRE
SPI INTERFACE
TEST EOC
(OPTIONAL)
相关PDF资料 |
PDF描述 |
|---|---|
| MIC2015-1.2YM6 TR | IC DISTRIBUTION SW 1.2A SOT23-6 |
| DC570A | BOARD DELTA SIGMA ADC LTC2440 |
| DC1012A-A | BOARD DELTA SIGMA ADC LTC2499 |
| DC1010A-A | BOARD DELTA SIGMA ADC LTC2493 |
| RCM15DCAH-S189 | CONN EDGECARD 30POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC57-28 | 功能描述:ANT BKHAUL 28DBI 5.7GHZ 30" NFEM RoHS:是 类别:RF/IF 和 RFID >> RF 天线 系列:* 标准包装:1 系列:* |
| DC572A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC1592 16BIT DAC 制造商:Linear Technology 功能描述:EVAL BOARD, LTC1592 16BIT DAC; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC1592; Kit Contents:Evaluation Board for LTC1592; Features:Serial SoftSpan IOUT DAC; Length:29mm |
| DC573A | 功能描述:BOARD DELTA SIGMA ADC LTC2400 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC575A | 功能描述:BOARD DELTA SIGMA ADC LTC2410 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC579A | 功能描述:BOARD DAC LTC2600 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
发布紧急采购，3分钟左右您将得到回复。