- 您现在的位置：买卖IC网 > PDF目录378591 > DS26334GN 3.3V, 16-Channel, E1/T1/J1 Short and Long-Haul Line Interface Unit PDF资料下载
参数资料
| 型号： | DS26334GN |
| 英文描述： | 3.3V, 16-Channel, E1/T1/J1 Short and Long-Haul Line Interface Unit |
| 中文描述： | 3.3伏，16路，E1/T1/J1短，长途线路接口单元 |
| 文件页数： | 81/115页 |
| 文件大小： | 756K |
| 代理商： | DS26334GN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页
DS26334 3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit
81 of 115
6.1.4 BERT Registers
Register Name:
Register Description:
Register Address (LIUs 1-8):
Register Address (LIUs 9-16):
Bit #
Name
PMUM
Default
Bit 7: Performance Monitoring Update Mode (PMUM).
When 0, a performance monitoring update is initiated by
the LPMU register bit. When 1, a performance monitoring update is initiated by the receive performance monitoring
update signal (RPMU). Note: If RPMU or LPMU is one, changing the state of this bit may cause a performance
monitoring update to occur.
BCR
BERT Control Register
00h
20h
7
6
5
4
3
2
1
0
LPMU
0
RNPL
0
RPIC
0
MPR
0
APRD
0
TNPL
0
TPIC
0
0
Bit 6: Local Performance Monitoring Update (LPMU).
This bit causes a performance monitoring update to be
initiated if local performance monitoring update is enabled (PMUM = 0). A 0 to 1 transition causes the performance
monitoring registers to be updated with the latest data, and the counters reset (0 or 1). For a second performance
monitoring update to be initiated, this bit must be set to 0, and back to 1. If LPMU goes low before the PMS bit
goes high, an update might not be performed. This bit has no affect when PMUM=1.
Bit 5: Receive New Pattern Load (RNPL).
A zero to one transition of this bit will cause the programmed test
pattern (QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0]) to be loaded in to the receive pattern generator. This bit
must be changed to zero and back to one for another pattern to be loaded. Loading a new pattern will forces the
receive pattern generator out of the “Sync” state which causes a resynchronization to be initiated. Note: QRSS,
PTS, PLF[4:0}, PTF[4:0], and BSP[31:0] must not change from the time this bit transitions from 0 to 1 until four
RXCK clock cycles after this bit transitions from 0 to 1.
Bit 4: Receive Pattern Inversion Control (RPIC).
When 0, the receive incoming data stream is not altered. When
1, the receive incoming data stream is inverted.
Bit 3: Manual Pattern Resynchronization (MPR).
A zero to one transition of this bit will cause the receive pattern
generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for another
resynchronization to be initiated. Note: A manual resynchronization forces the receive pattern generator out of the
“Sync” state.
Bit 2: Automatic Pattern Resynchronization Disable (APRD).
When 0, the receive pattern generator will
automatically resynchronize to the incoming pattern if six or more times during the current 64-bit window the
incoming data stream bit and the receive pattern generator output bit did not match. When 1, the receive pattern
generator will not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is
prevented by not allowing the receive pattern generator to automatically exit the “Sync” state.
Bit 1: Transmit New Pattern Load (TNPL).
A zero to one transition of this bit will cause the programmed test
pattern (QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0]) to be loaded in to the transmit pattern generator. This bit
must be changed to zero and back to one for another pattern to be loaded. Note: QRSS, PTS, PLF[4:0}, PTF[4:0],
and BSP[31:0] must not change from the time this bit transitions from 0 to 1 until four TXCK clock cycles after this
bit transitions from 0 to 1.
Bit 0: Transmit Pattern Inversion Control (TPIC.
When 0, the transmit outgoing data stream is not altered. When
1, the transmit outgoing data stream is inverted.
相关PDF资料 |
PDF描述 |
|---|---|
| DS26503 | T1/E1/J1 BITS Element |
| DS26503L | T1/E1/J1 BITS Element |
| DS26503LN | T1/E1/J1 BITS Element |
| DS26503 | T1/E1/J1/64KCC BITS Element |
| DS26LV3 | 16 AMP LOW PROFILE POWER RELAY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26334GN+ | 功能描述:电信集成电路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 类型:Telecom IC - Various 工作电源电压:4.75 V to 5.25 V 电源电流: 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-100 封装:Tray |
| DS26334GNA2 | 功能描述:电信集成电路 RoHS:否 制造商:STMicroelectronics 类型:Telecom IC - Various 工作电源电压:4.75 V to 5.25 V 电源电流: 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-100 封装:Tray |
| DS26334GNA2+ | 功能描述:电信集成电路 RoHS:否 制造商:STMicroelectronics 类型:Telecom IC - Various 工作电源电压:4.75 V to 5.25 V 电源电流: 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-100 封装:Tray |
| DS26334GNA3 | 功能描述:电信集成电路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 类型:Telecom IC - Various 工作电源电压:4.75 V to 5.25 V 电源电流: 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-100 封装:Tray |
| DS26334GNA3+ | 功能描述:电信集成电路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 类型:Telecom IC - Various 工作电源电压:4.75 V to 5.25 V 电源电流: 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-100 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。