参数资料
| 型号： | DS31412N |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 62/89页 |
| 文件大小： | 0K |
| 描述： | IC 12CH DS3/3 FRAMER 349-BGA |
| 标准包装： | 1 |
| 控制器类型： | DS3/E3 调帧器 |
| 接口： | LIU |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 960mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 349-BGA 裸露焊盘 |
| 供应商设备封装： | 349-HCBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页当前第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
65 of 89
Register Name:
FSRL
Register Description:
FEAC Status Register Latched
Register Address:
62h
Bit #
7
6
5
4
3
2
1
0
Name
N/A
RFFOL
RFFNL
RFIL
RFCDL
TFIL
Default
—
Note: See Figure 7-8 for details on the interrupt logic for the status bits in the BSRL register.
Bit 0: Transmit FEAC Idle Latched (TFIL). This latched status bit is set to 1 when the TFI status bit in the FSR
register goes high. TFIL is cleared when the host processor writes a 1 to it and is not set again until TFI goes high
again. When TFIL is set, it can cause a hardware interrupt to occur if the TFIIE bit in the FSRIE register and the
FEACIE bit in the MSRIE register are both set. The interrupt is cleared when this bit is cleared or one or both of the
interrupt-enable bits are cleared. This bit can be used to determine when the FEAC codeword transmission has
finished, and thus a new codeword can be transmitted.
Bit 1: Receive FEAC Codeword Detected Latched (RFCDL). This latched status bit is set to 1 when the RFCD
status bit in the FSR register goes high. RFCDL is cleared when the host processor writes a one to it and is not set
again until RFCD goes high again. When RFCDL is set, it can cause a hardware interrupt to occur if the RFCDIE
bit in the FSRIE register and the FEACIE bit in the MSRIE register are both set. The interrupt is cleared when this
bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 2: Receive FEAC Idle Latched (RFIL). This latched status bit is set to 1 when the RFI status bit in the FSR
register goes high. RFIL is cleared when the host processor writes a 1 to it and is not set again until RFI goes high
again. When RFIL is set, it can cause a hardware interrupt to occur if the RFIIE bit in the FSRIE register and the
FEACIE bit in the MSRIE register are both set. The interrupt is cleared when this bit is cleared or one or both of the
interrupt-enable bits are cleared. This bit can be used to determine when the FEAC receiver has stopped receiving
codewords, which can mark the end of an alarm situation.
Bit 3: Receive FEAC FIFO Not-Empty Latched (RFFNL). This latched status bit is set to 1 when the RFFE bit in
the FSR register goes low. RFFNL is cleared when the host processor writes a 1 to it and is not set again until the
RFFE bit goes low again. When RFFNL is set, it can cause a hardware interrupt to occur if the RFFNIE bit in the
FSRIE register and the FEACIE bit in the MSRIE register are both set. The interrupt is cleared when this bit is
cleared or one or both of the interrupt-enable bits are cleared. This bit can be used to determine when to read
FEAC codeword(s) from the FIFO.
Bit 4: Receive FEAC FIFO Overflow Latched (RFFOL). This latched status bit is set to 1 when the receive FEAC
controller has attempted to write to an already full receive FEAC FIFO and the current incoming FEAC codeword is
lost. RFFOL is cleared when the host processor writes a 1 to it and is not set again until another FIFO overflow
occurs (i.e., the receive FEAC FIFO has been read and then fills beyond capacity). When RFFOL is set, it can
cause a hardware interrupt to occur if the RFFOIE bit in the FSRIE register and the FEACIE bit in the MSRIE
register are both set. The interrupt is cleared when this bit is cleared or one or both of the interrupt-enable bits are
cleared.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150TN | IC LIU T3/E3/STS-1 IND 48-TQFP |
| DS3154N+ | IC LIU DS3/E3/STS-1 QD 144CSBGA |
| DS3164+ | IC ATM/PACKET PHY QUAD 400-BGA |
| DS3170+ | IC TXRX DS3/E3 100-CSBGA |
| DS3172N+ | IC TXRX DS3/E3 DUAL 400-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS31415 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
| DS31415_1107 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
| DS31415DK | 功能描述:网络开发工具 DS31415 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| DS31415GN+ | 制造商:Microsemi Corporation 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Microsemi 功能描述:DPLL 256-Pin CSBGA |
| DS3141N | 功能描述:网络控制器与处理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。