参数资料
| 型号： | DS31412N |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 67/89页 |
| 文件大小： | 0K |
| 描述： | IC 12CH DS3/3 FRAMER 349-BGA |
| 标准包装： | 1 |
| 控制器类型： | DS3/E3 调帧器 |
| 接口： | LIU |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 960mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 349-BGA 裸露焊盘 |
| 供应商设备封装： | 349-HCBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
7 of 89
3. MAIN FEATURES
General
§ LIU Interfaces can be Either Dual-Rail
(POS/NEG/CLK) or Binary (DAT/CLK/LCV)
§ Support Gapped 52MHz Clock Rates
§ Optional B3ZS/HDB3 Encoder and Decoder
§ Clock, Data, and Control Signals can be Inverted to
Allow a Glueless Interface to Other Devices
§ Detection of Loss-of-Transmit Clock and Loss-of-
Receive Clock
§ Manual or Automatic One-Second Update of
Performance Monitoring Counters
§ Each Framer can be Put Into Low-Power Standby
Mode When Not Being Used
Receive Framer
§ Frame Synchronization for M23 DS3, C-Bit Parity DS3,
and G.751 E3
§ Optional B3ZS/HDB3 Decoding
§ Detects RAI, AIS, and DS3 Idle Signal
§ Detects and Accumulates Bipolar Violations (BPV),
Line-Code Violations (CVs), Excessive Zeros (EXZ),
F-Bit Errors, M-Bit Errors, FAS Errors, P-Bit Parity
Errors, CP-Bit Parity Errors, and Far-End Block Errors
(FEBE)
§ Detect Loss-of-Signal (LOS), Out-of-Frame (OOF),
Severely Errored Frame Event (SEF), Change-of-
Frame Alignment (COFA), Receipt of B3ZS/HDB3
Codewords, and DS3 Application ID Status
§ E3 National Bit (Sn) is Forwarded to a Status Register
Bit, the HDLC Controller, and the FEAC Controller
Transmit Formatter
§ Frame Insertion for M23 DS3, C-Bit Parity DS3, and
G.751 E3
§ Optional B3ZS/HDB3 Encoding
§ Clear-Channel Formatter Pass-Through Mode
§ Generate RAI, AIS, and DS3 Idle Signals
§ Automatic or Manual FEBE Insertion
§ Support Automatic or Manual Insertion of BPVs, CVs,
Excessive Zeros, F-Bit Errors, M-Bit Errors, FAS
Errors, P-Bit Parity Errors, and CP-Bit Parity Errors
§ E3 National Bit (Sn) can be Sourced from a Control
Register, the HDLC Controller, or the FEAC Controller
§ Any Overhead Bit Position can be Externally
Overridden in the Transmit Formatter Using the
Transmit Overhead Enable (TOHEN) and the Transmit
Overhead Input (TOH). This Feature Enables External
Control Over Unused Overhead Bits for Proprietary
Signaling Applications.
§ Optional Common Transmit Clock-Input Pin
HDLC Controller
§ Designed to Handle Multiple LAPD Messages with
Minimal Host Processor Intervention
§ 256-Byte Receive and Transmit FIFOs are Large
Enough to Handle the Three DS3 PMDL Messages
(Path ID, Idle Signal ID, and Test Signal ID) that are
Sent and Received Once per Second
§ Handles All the Normal Layer 2 Tasks Such As Zero
Stuffing/Destuffing, CRC and Abort
Generation/Checking, Flag Generation/
Detection, and Byte Alignment
§ Programmable High and Low Watermarks for the
Transmit and Receive FIFOs
§ Terminates the Path Maintenance Data Link in DS3 C-
Bit Parity mode and Optionally the Sn-Bit in E3 Mode
FEAC Controller
§ Designed to Handle Multiple FEAC Codewords with
Minimal Host Processor Intervention
§ Receive FEAC Automatically Validates Incoming
Codewords and Stores Them in a 4-Byte FIFO
§ Transmit FEAC can be Configured to Send One
Codeword, One Codeword Continuously, or Two
Different Codewords Back-to-Back to Send DS3 Line
Loopback Commands
§ Terminates the FEAC Channel in DS3 C-Bit Parity
Mode and Optionally the Sn Bit in E3 Mode
BERT
§ Generates and Detects Pseudorandom Patterns 215 -
1, 2
20 - 1 (QRSS), 223 - 1, and 231 - 1 as well as
Repetitive Patterns from 1 to 32 Bits in Length
§ Supports Pattern Insertion/Extraction in Either Payload
Only or Full Bandwidth
§ Large 24-Bit Error Counter Allows Testing to Proceed
for Long Periods Without Host Processor Intervention
§ Errors can be Inserted in the Generated BERT
Patterns for Diagnostic Purposes (Single Bit Errors or
Specific Bit-Error Rates)
Loopback
§ Diagnostic Loopback (Transmit to Receive)
§ Line Loopback (Receive to Transmit)
§ Payload Loopback
Microprocessor Interface
§ Multiplexed or Nonmultiplexed 8-Bit Processor Port
§ Intel and Motorola Bus Compatible
§ Global Reset-Input Pin
§ Global Interrupt-Output Pin
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150TN | IC LIU T3/E3/STS-1 IND 48-TQFP |
| DS3154N+ | IC LIU DS3/E3/STS-1 QD 144CSBGA |
| DS3164+ | IC ATM/PACKET PHY QUAD 400-BGA |
| DS3170+ | IC TXRX DS3/E3 100-CSBGA |
| DS3172N+ | IC TXRX DS3/E3 DUAL 400-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS31415 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
| DS31415_1107 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
| DS31415DK | 功能描述:网络开发工具 DS31415 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| DS31415GN+ | 制造商:Microsemi Corporation 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Microsemi 功能描述:DPLL 256-Pin CSBGA |
| DS3141N | 功能描述:网络控制器与处理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。