
DS3161/DS3162/DS3163/DS3164
18.1 Fractional Port Characteristics
All AC timing characteristics are specified with a 25pF capacitive load on all output pins, VIH = 2.4V and VIL = 0.8V.
The voltage threshold for all timing measurements is VDD/2. The generic timing definitions shown in
Figure 18-1,Table 18-1. Fractional Port Timing
(VDD = 3.3V ±5%, Tj = -40°C to +85°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
CLK Period
t1
(Note 1)
19.23
ns
CLK Clock Duty Cycle (t2/t1)
t2/t1
(Note 2)
40
50
60
%
CLK Rise or Fall times (20% to 80%)
t3
(Note 2)
4
ns
(Note 3)
3
ns
DIN to CLK Setup Time
t5
(Note 4)
7
ns
(Note 3)
1
ns
CLK to DIN Hold Time
t6
(Note 4)
1
ns
(Note 5)
2
11
ns
CLK to DOUT Delay
t7
(Note 6)
2
9
ns
Note 1:
Any mode, 52MHz TCLKIn, RLCLKn input clocks.
Note 2:
Any mode, TCLKIn, RLCLKn input clocks.
Note 3:
TCLKIn, RLCLKn clock inputs to TOHMIn/TSOFIn, TFOHn/TSERn, TFOHENIn, RFOHENIn inputs.
Note 4:
TCLKOn, RCLKOn clock outputs to TOHMIn/TSOFIn, TFOHn/TSERn, TFOHENOn, RFOHENOn inputs.
Note 5:
TCLKIn, RLCLKn clock input to TSOFOn/TDENn, RSERn, RSOFOn/RDENn, TPDENOn, TPDATn, and RPDATn outputs.
Note 6:
TCLKOn, RCLKOn clock output to TSOFOn/TDENn, RSERn, RSOFOn/RDENn, TPDENOn, TPDATn and RPDATn outputs.
18.2 Line interface AC Characteristics
All AC timing characteristics are specified with a 25pF capacitive load on all output pins, VIH = 2.4V and VIL = 0.8V.
The voltage threshold for all timing measurements is VDD/2. The generic timing definitions shown in
Figure 18-1,Table 18-2. Line interface Timing
(VDD = 3.3V ±5%, Tj = -40°C to +85°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
CLK Period
t1
(Note 1)
19.23
ns
CLK Clock Duty Cycle (t2/t1)
t2/t1
(Note 2)
40
50
60
%
CLK Rise or Fall times (20% to 80 %)
t3
(Note 2)
4
ns
DIN to CLK Setup Time
t5
(Note 3)
4
ns
CLK to DIN Hold Time
t6
(Note 3)
0
ns
(Note 4)
2
10
ns
CLK to DOUT Delay
t7
(Note 5)
2
8
ns
Note 1:
Any mode, 52MHz TCLKIn, RLCLKn input clocks.
Note 2:
Any mode, TCLKIn, RLCLKn input clocks.
Note 3:
RLCLKn clock inputs to RPOSn/RDATn, RNEGn/RLCVn/ROHMIn inputs.
Note 4:
TCLKIn, RLCLKn clock input to TPOSn/TDATn, TNEGn/TOHMOn outputs.
Note 5:
TLCLKn, TCLKOn, RCLKOn clock output to TPOSn/TDATn, TNEGn/TOHMOn outputs.