- 您现在的位置：买卖IC网 > PDF目录10603 > DS3251+ (Maxim Integrated Products)IC LIU DS3/E3/STS-1 144-CSBGA PDF资料下载
参数资料
| 型号： | DS3251+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 29/71页 |
| 文件大小： | 0K |
| 描述： | IC LIU DS3/E3/STS-1 144-CSBGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 160 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | DS3 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA，CSPBGA |
| 供应商设备封装： | 144-TECSBGA（13x13） |
| 包装： | 托盘 |
| 产品目录页面： | 1429 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
DS3251/DS3252/DS3253/DS3254
35 of 71
12. CLOCK ADAPTER
The clock adapter block generates all required clock rates from a single input clock. If a transmission-quality clock
of one line rate (DS3, E3 or STS-1) is present, the clock adapter can synthesize transmission-quality clocks at the
other two line rates. Both input clocks and synthesized clocks are then available to be used as master clocks by the
CDRs and jitter attenuators. In hardware mode the clock adapter is entirely controlled by the T3MCLK, E3MCLK
and STMCLK pins. See the pins descriptions for those pins in Table 6-A.
In CPU bus mode additional clock adapter control options are available in the CACR register. When control bit
AMCEN is set to 1, the clock adapter block is configured for alternate master clock mode. In this mode, the clock
adapter expects to receive a clock whose frequency is specified by the AMCSEL[1:0] control bits rather than a
DS3, E3 or STS-1 clock. Valid input frequencies are 19.44 MHz, 38.88 MHz and 77.76 MHz. In alternate master
clock mode the clock adapter can synthesize up to two clock rates (DS3, E3 or STS-1). To synthesize DS3 and E3
clocks, the alternate master clock should be applied to the STMCLK pin. To synthesize DS3 and STS-1 clocks, the
clock should be applied to the E3MCLK pin. To synthesize E3 and STS-1 clocks, the clock should be applied to the
T3MCLK pin. The device can be powered up with an alternate clock applied to one of the MCLK pins, even though
the power-on default values of AMCEN and AMCSEL[1:0] may not match the applied clock. Once these control bits
are properly set after power-up, the clock adapter begins to synthesize the proper master clocks, and the device as
a whole functions normally.
CPU bus mode also provides the ability to output synthesized master clocks on the T3MCLK, E3MCLK and
STMCLK pins for use by neighboring framers, mappers and other components. To output the synthesized DS3
master clock on T3MCLK, set CACR:T3MOE=1. To output the synthesized E3 master clock on E3MCLK, set
CACR:E3MOE=1. To output the synthesized STS-1 master clock on STMCLK, set CACR:STMOE=1.
13. RESET LOGIC
There are four sources for reset: an internal power-on reset (POR) circuit, the reset pin
RST, the JTAG reset pin
JTRST, and the RST bit in each LIU’s global configuration register (GCR). The chip is divided into three zones for
reset: the digital logic, the analog circuits, and the JTAG logic. The digital logic includes the status and control
registers, the B3ZS/HDB3 encoder and decoder, the PRBS generator and detector, and the LOS detect logic. The
analog circuits include clock and data recovery, jitter attenuator, and transmit waveform generation. The JTAG
logic consists of the common boundary scan controller and the boundary scan cells at each pin.
The POR circuit resets the digital logic, analog circuits, and JTAG logic zones. The
RST pin resets the digital logic
and the analog circuits but not the JTAG logic. The
JTRST pin resets only the JTAG logic. Each LIU’s RST register
bit resets the digital logic for that LIU, including resetting the LIU’s registers to the default state (except for the RST
bit itself).
The POR signal and
RST pin require an active master clock source for the LIU to properly reset.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150TN+ | IC LIU T3/E3/STS-1 48-TQFP |
| MAX1480EAEPI+ | IC RS485/RS422 DATA INTRFC 28DIP |
| MAX1490EBEPG+ | IC RS485/RS422 DATA INTRFC 24DIP |
| MAX1490EAEPG+ | IC RS485/RS422 DATA INTRFC 24DIP |
| VI-J0V-MY-F4 | CONVERTER MOD DC/DC 5.8V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3251+ | 功能描述:网络控制器与处理器 IC Single DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512 | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512+ | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512A2 | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512DK | 功能描述:网络开发工具 DS32512 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。