- 您现在的位置：买卖IC网 > PDF目录3784 > DS87C550-QNL (Maxim Integrated Products)IC MCU EPROM ADC/PWM HS 68-PLCC PDF资料下载
参数资料
| 型号： | DS87C550-QNL |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 11/49页 |
| 文件大小： | 0K |
| 描述： | IC MCU EPROM ADC/PWM HS 68-PLCC |
| 标准包装： | 18 |
| 系列： | 87C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 33MHz |
| 连通性： | EBI/EMI，SIO，UART/USART |
| 外围设备： | 电源故障复位，PWM，WDT |
| 输入/输出数： | 55 |
| 程序存储器容量： | 8KB（8K x 8） |
| 程序存储器类型： | OTP |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 数据转换器： | A/D 6x10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
DS87C550 EPROM High-Speed Microcontroller with ADC and PWM
19 of 49
Alternately, software can prevent an undesired exit from PMM by entering a low priority interrupt service
level before entering PMM. This will prevent other low priority interrupts from causing a Switchback.
Status also contains information about the state of the serial ports. Serial Port Zero Receive Activity
(SPRA0; STATUS.0) indicates a serial word is being received on Serial Port 0 when this bit is set to a 1.
Serial Port Zero Transmit Activity (SPTA0; STATUS.1) indicates that the serial port is still shifting out a
serial transmission. STATUS.2 (SPRA1) and STATUS.3 (SPTA1) provide the same information for
Serial Port 1, respectively. While one of these bits is set, hardware prohibits software from entering PMM
(CD1 & CD0 are write-protected) since this would corrupt the corresponding serial transmissions.
IDLE MODE
Setting the LSB of the Power Control register (PCON.0) invokes the Idle mode. Idle will leave internal
clocks, serial ports and timers running. Power consumption drops because memory is not being accessed
and instructions are not being executed. Since clocks are running, the Idle power consumption is a
function of crystal frequency. It should be approximately of the operational power at a given
frequency. The CPU can exit the Idle state with any interrupt or a reset. Idle is available for backward
software compatibility. However, due to improvements over the original architecture, the processor’s
power consumption can be reduced to below Idle levels by invoking Power Management Mode (PMM)
and running NOPs.
STOP MODE
Setting bit 1 of the Power Control register (PCON.1) invokes the Stop mode. Stop mode is the lowest
power state (besides power-off) since it turns off all internal clocking. The ICC of a standard Stop mode is
typically 1
mA (but is specified in the Electrical Specifications). All processor operation ceases at the end
of the instruction that sets PCON.1. The CPU can exit Stop mode from an external interrupt or a reset
condition. Internally generated interrupts (timer, serial port, etc.) are not useful since they require
clocking activity.
BAND-GAP SELECT
The DS87C550 provides two enhancements to the Stop mode. As described below, the DS87C550
provides a band-gap reference to determine Power-fail Interrupt and Reset thresholds. The default state is
that the band-gap reference is off while in Stop mode. This mode allows the extremely low-power state
mentioned above. A user can optionally choose to have the band-gap enabled during Stop mode. With the
band-gap reference enabled, PFI and Power-fail Reset are functional and are valid means for leaving Stop
mode. This allows software to detect and compensate for a brownout or power supply sag, even when in
Stop mode.
In Stop mode with the band-gap enabled, ICC will be approximately 100
mA compared with 1mA with the
band-gap off. If a user does not require a Power-fail Reset or Interrupt while in Stop mode, the band-gap
can remain disabled. Only the most power-sensitive applications should turn off the band-gap, as this
results in an uncontrolled power-down condition.
The control of the band-gap reference is located in the Ring Oscillator Control Register (RCON). Setting
BGS (RCON.0) to a 1 will keep the band-gap reference enabled during Stop mode. The default or reset
condition is with the bit at a logic 0. This results in the band-gap being off during Stop mode. Note that
this bit has no control of the reference during full power, PMM, or Idle modes.
相关PDF资料 |
PDF描述 |
|---|---|
| MC908LK24CPBE | IC MCU 8BIT 64-LQFP |
| 1588908-1 | JR FRRL KIT, PC 126 SEALED |
| 1278530-1 | RETAINING CLIP, 1X4 BACKPLANE |
| 1544551-1 | CONNECTOR 5V 6.35 |
| 492578-1 | DUST COVER,DAUGHTER CARD HSG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS88 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DS8800 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator |
| DS8800H | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator |
| DS8800H/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TTL-to-MOS Translator |
| DS8802J/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MOS-to-TTL Translator |
发布紧急采购，3分钟左右您将得到回复。