- 您现在的位置：买卖IC网 > PDF目录3784 > DS87C550-QNL (Maxim Integrated Products)IC MCU EPROM ADC/PWM HS 68-PLCC PDF资料下载
参数资料
| 型号： | DS87C550-QNL |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/49页 |
| 文件大小： | 0K |
| 描述： | IC MCU EPROM ADC/PWM HS 68-PLCC |
| 标准包装： | 18 |
| 系列： | 87C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 33MHz |
| 连通性： | EBI/EMI，SIO，UART/USART |
| 外围设备： | 电源故障复位，PWM，WDT |
| 输入/输出数： | 55 |
| 程序存储器容量： | 8KB（8K x 8） |
| 程序存储器类型： | OTP |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 数据转换器： | A/D 6x10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 68-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
DS87C550 EPROM High-Speed Microcontroller with ADC and PWM
12 of 49
DATA MEMORY ACCESS CONTROL Table 3
DME1
DME0
DATA MEMORY ADDRESS
MEMORY FUNCTION
0
0000h - FFFFh
External Data Memory *Default condition
0
1
0000h - 03FFh
0400h - FFFFh
Internal SRAM Data Memory
External Data Memory
1
0
Reserved
1
0000h - 03FFh
0400h – FFFBh
FFFCh
FFFDh - FFFFh
Internal SRAM Data Memory
Reserved - no external access
Read access to the status of lock bits
Reserved
Notes on the status byte read at FFFCh with DME1, 0 = 1, 1: bits 2-0 reflect the programmed status of the
security lock bits LB2-LB0. They are individually set to a logic 1 to correspond to a security lock bit that
has been programmed. These status bits allow software to verify that the part has been locked before
running if desired. The bits are read only.
STRETCH MEMORY CYCLE
The DS87C550 allows software to adjust the speed of off-chip data memory and/or peripheral access by
adjusting the number of machine cycles it takes to execute a MOVX instruction. The micro is capable of
performing the MOVX in as little as two machine cycles. The on-chip SRAM uses this speed and any
MOVX instruction directed internally always uses two cycles. However, the time for the instruction
execution can be stretched for slower interface to external devices. This allows access to both fast
memory and slow memory or peripherals with no glue logic. Even in high-speed systems, it may not be
necessary or desirable to perform off-chip data memory access at full speed. In addition, there are a
variety of memory-mapped peripherals such as LCDs or UARTs that are slow and require more time to
access.
The Stretch MOVX function is controlled by the MD2-MD0 SFR bits in the Clock Control Register
(CKCON.2-0) as described below. They allow the user to select a Stretch value between 0 and 7. A
Stretch of 0 will result in a two-machine cycle MOVX instruction. A Stretch of 7 will result in a MOVX
of 12 machine cycles. Software can dynamically change the stretch value depending on the particular
memory or peripheral being accessed. The default stretch of one allows the use of commonly available
SRAMs without dramatically lengthening the memory access times.
Note that the STRETCH MOVX function is slightly different in the DS87C550 than in earlier members
of the high-speed microcontroller family. In all members of this family (including the DS87C550),
increasing the stretch value from 0 to 1 causes setup and hold times to be increased by 1 crystal clock
each. In older members of the family, there is no further change in setup and hold times regardless of the
number of stretch cycles selected. In the DS87C550 however, when a stretch value of 4 or above is
selected, the timing of the interface changes dramatically to allow for very slow peripherals. First, the
ALE signal is increased by 1 machine cycle. This increases the address setup time into the peripheral by
this amount. Next, the address is held on the bus for one additional machine cycle, increasing the address
hold time by this amount. The Read or Write signal is then increased by a machine cycle. Finally, the data
is held on the bus (for a write cycle) one additional machine cycle, thereby increasing the data hold time
by this amount. For every Stretch value greater than 4, the setup and hold times remain constant, and only
the width of the read or write signal is increased.
On reset, the Stretch value will default to a 1, resulting in a three-cycle MOVX for any external access.
Therefore, the default off-chip RAM access is not at full speed. This is a convenience to existing designs
相关PDF资料 |
PDF描述 |
|---|---|
| MC908LK24CPBE | IC MCU 8BIT 64-LQFP |
| 1588908-1 | JR FRRL KIT, PC 126 SEALED |
| 1278530-1 | RETAINING CLIP, 1X4 BACKPLANE |
| 1544551-1 | CONNECTOR 5V 6.35 |
| 492578-1 | DUST COVER,DAUGHTER CARD HSG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS88 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DS8800 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator |
| DS8800H | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator |
| DS8800H/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TTL-to-MOS Translator |
| DS8802J/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MOS-to-TTL Translator |
发布紧急采购，3分钟左右您将得到回复。