参数资料
型号: DS87C550-QNL
厂商: Maxim Integrated Products
文件页数: 15/49页
文件大小: 0K
描述: IC MCU EPROM ADC/PWM HS 68-PLCC
标准包装: 18
系列: 87C
核心处理器: 8051
芯体尺寸: 8-位
速度: 33MHz
连通性: EBI/EMI,SIO,UART/USART
外围设备: 电源故障复位,PWM,WDT
输入/输出数: 55
程序存储器容量: 8KB(8K x 8)
程序存储器类型: OTP
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.5 V
数据转换器: A/D 6x10b
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 68-LCC(J 形引线)
包装: 管件
DS87C550 EPROM High-Speed Microcontroller with ADC and PWM
22 of 49
Selecting a single analog signal for conversion is achieved by software writing the desired channel
number (0 through 7) into the MUX2 -MUX0 bits (ADCON2.6-4). The selected input is then provided to
a sample and hold circuit that maintains a steady signal during the conversion process.
A/D CONVERSION PROCESS
The A/D conversion process can be configured for one-shot or continuous mode operation. For one-shot
operation, the SFR bit CONT/SS (ADCON1.5) must be a 0. The conversion process is then initiated by
software writing a 1 to the STRT/BSY SFR bit (ADCON1.7) if the ADEX (ADCON1.4) bit is a 0. If the
ADEX bit is a 1, then the conversion is initiated by an active low signal on the external pin STADC
(P6.7). If continuous mode is selected (CONT/SS = 1), then the first conversion is initiated as described
above, but another conversion will be automatically started at the completion of the previous conversion.
Once initiated, the conversion process requires 16 A/D clock periods (TACLK) to complete. Because of the
dynamic nature of the converter, the A/D clock period can be no less that 1
ms and no more than 6.25 ms.
This requirement is expressed as follows:
1.0
ms TACLK 6.25 ms
Therefore, any single conversion time can range from 16
ms (min) to 100ms (max), depending on the
selected A/D clock frequency.
The A/D clock frequency is a function of the processor’s machine cycle clock and the A/D clock’s
prescaler setting as shown by the following equation:
TACLK = TMCLK * (N+1)
where N is the prescaler setting in APS3:0.
The processor’s machine cycle clock period (TMCLK) is normally the external crystal (or oscillator)
frequency multiplied by 4 (but can be affected by the CD1, CD0, and 4X/ 2X bits). The A/D clock period
must be set by the user to ensure that it falls within the minimum and maximum values specified above.
As an example, assume the processor’s crystal frequency is 33MHz and that the processor is running in a
standard divide-by-4 mode. This means that the period of the processors machine cycle clock, i.e., TMCLK,
will be (1/33MHz)*4 or 121.2 ns. If it is assumed that the application requires the fastest possible
conversion time, then the desired TACLK is 1.0
ms. The necessary prescale value can then be calculated as:
N = (TACLK/TMCLK)-1
Therefore for this example, N = 7.25. Since N must be an integer, the value of N must be 8 (rounded up
to the next integer). This results in a conversion clock TACLK = 1.091
ms.
The prescaler value must be stored in APS3-APS0 (ADCON2.3-0) to achieve the proper A/D clock.
These bits default to 0 on reset, so they must be set as desired by the processor’s initialization software.
A/D OUTPUT
There are two SFR locations that contain the result of the A/D conversion process. They are ADMSB
(most significant byte) and ADLSB (least significant byte). The ADLSB byte always contains the 8 least
significant bits of the 10-bit result. The ADMSB can be configured in two different ways through the use
of the SFR bit OUTCF (ADCON2.7). If OUTCF is a 0, then ADMSB contains the 8 most significant bits
相关PDF资料
PDF描述
MC908LK24CPBE IC MCU 8BIT 64-LQFP
1588908-1 JR FRRL KIT, PC 126 SEALED
1278530-1 RETAINING CLIP, 1X4 BACKPLANE
1544551-1 CONNECTOR 5V 6.35
492578-1 DUST COVER,DAUGHTER CARD HSG
相关代理商/技术参数
参数描述
DS88 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
DS8800 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator
DS8800H 制造商:NSC 制造商全称:National Semiconductor 功能描述:Dual Voltage Level Translator
DS8800H/A+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:TTL-to-MOS Translator
DS8802J/A+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:MOS-to-TTL Translator