- 您现在的位置：买卖IC网 > PDF目录16215 > DTMFDECODER-RD (Silicon Laboratories Inc)KIT REF DESIGN DTMF DECODER PDF资料下载
参数资料
| 型号： | DTMFDECODER-RD |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 23/178页 |
| 文件大小： | 0K |
| 描述： | KIT REF DESIGN DTMF DECODER |
| 应用说明： | DTMF Decoder Ref Design AppNote |
| 标准包装： | 1 |
| 主要目的： | 电信，DTMF 解码器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | C8051F300 |
| 主要属性： | 8kHz 采样速率模数转换器 |
| 次要属性： | 16 个 Goertzel 滤波器 |
| 已供物品： | 板，软件 |
| 产品目录页面： | 627 (CN2011-ZH PDF) |
| 相关产品： | 336-1535-5-ND - IC 8051 MCU 8K FLASH 14-SOIC C8051F300-GMR-ND - IC 8051 MCU 8K FLASH 11QFN 336-1245-ND - IC 8051 MCU 8K FLASH 11QFN |
| 其它名称： | 336-1283 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
Rev. 2.9
119
C8051F300/1/2/3/4/5
13.4.2. SMB0CN Control Register
SMB0CN is used to control the interface and to provide status information (see SFR Definition 13.2). The
higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to
jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive
modes, respectively.
The STA bit indicates that a START has been detected or generated since the last SMBus interrupt. When
set to ‘1’, the STA bit will cause the SMBus to enter Master mode and generate a START when the bus
becomes free. STA is not cleared by hardware after the START is generated; it must be cleared by soft-
ware.
As a master, writing the STO bit will cause the hardware to generate a STOP condition and end the current
transfer after the next ACK cycle. STO is cleared by hardware after the STOP condition is generated. As a
slave, STO indicates that a STOP condition has been detected since the last SMBus interrupt. STO is also
used in slave mode to manage the transition from slave receiver to slave transmitter; see Section 13.5.4
for details on this procedure.
If STO and STA are both set to ‘1’ (while in Master Mode), a STOP followed by a START will be generated.
As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit
indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating
that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing
value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit
before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit;
however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further
slave events will be ignored until the next START is detected.
The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface
is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condi-
tion. ARBLOST is cleared by hardware each time SI is cleared.
The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or
when an arbitration is lost; see Table 13.3 for more details.
Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and
the bus is stalled until software clears SI.
Table 13.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 13.4 for SMBus sta-
tus decoding using the SMB0CN register.
相关PDF资料 |
PDF描述 |
|---|---|
| UPZ2E121MND9 | CAP ALUM 120UF 250V 20% RADIAL |
| A3KKB-1036M | IDC CABLE - APK10B/AE10M/APK10B |
| UVR2G101MRD6 | CAP ALUM 100UF 400V 20% RADIAL |
| LLS2A102MELZ | CAP ALUM 1000UF 100V 20% SNAP |
| SI5310-EVB | BOARD EVALUATION FOR SI5310 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DTMG5812L WAF | 制造商:ON Semiconductor 功能描述: |
| DTMG5852L WAF | 制造商:ON Semiconductor 功能描述: |
| DTMH04-2PA | 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP A KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, A KEY, 2WAY, Series:DTMH, No. of Positions:2, Gender:Receptacle, No. of Rows:1 , RoHS Compliant: Yes |
| DTMH04-2PB | 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP B KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes |
| DTMH04-2PC | 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP C KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。