- 您现在的位置：买卖IC网 > PDF目录97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF资料下载
参数资料
| 型号： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用户手册（SCM68000） |
| 文件页数： | 106/145页 |
| 文件大小： | 829K |
| 代理商： | EC000UM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页当前第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页
Bus Operation
3-22
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
3.3 BUS ARBITRATION CONTROL
The asynchronous bus arbitration signals are synchronized before being used internally.
See 3.5 Asynchronous Operation for more information on the synchronization of these
signals.
Bus arbitration control is implemented with a finite state machine. State diagram (a) in Figure
3-18 applies for 3-wire bus arbitration and state diagram (b) applies for 2-wire bus arbitra-
tion, in which BGACKB is permanently negated internally or externally. The same finite state
machine is used, but it is effectively a three-state machine because BGACKB is always
negated.
In Figure 3-18, input signals R (bus request internal) and A (bus grant acknowledge internal)
are the internally synchronized versions of BRB and BGACKB. The BGB output is shown as
G (bus grant), and the internal three-state control signal is shown as T (three-state control
to bus control logic). If T is true, the address, data, and control buses are placed in the high-
impedance state when ASB is negated. All signals are shown in positive logic (active high),
regardless of their true active voltage level. State changes (valid outputs) occur on the next
rising edge of the clock after the internal signal is valid.
A timing diagram of the bus arbitration sequence during an SCM68000 bus cycle is shown
in Figure 3-19 and Figure 3-22. The bus arbitration timing while the bus is inactive (e.g., the
SCM68000 is performing internal operations for a multiply instruction) is shown in Figure 3-
20 and Figure 3-23.
When a bus request is made after the SCM68000 has begun a bus cycle and before ASB
has been asserted (S0), the special sequence shown in Figure 3-21 and Figure 3-24
applies. Instead of being asserted on the next rising edge of clock, BGB is delayed until the
second rising edge following its internal assertion.
ure 3-23, and Figure 3-24 apply for 2-wire bus arbitration.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
发布紧急采购，3分钟左右您将得到回复。