参数资料
型号: EC000UM
英文描述: EC000 Core User's Manual (SCM68000)
中文描述: EC000核心用户手册(SCM68000)
文件页数: 115/145页
文件大小: 829K
代理商: EC000UM
Bus Operation
3-30
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
3.4 BUS ERROR AND HALT OPERATION
In a bus architecture that requires a handshake from an external device, such as the asyn-
chronous bus used in the SCM68000, the handshake may not always occur. A bus error
input is provided to terminate a bus cycle in error when the expected signal is not asserted.
Different systems and different devices within the same system require different maximum
response times. External circuitry can be provided to assert the bus error signal after the
appropriate delay following the assertion of address strobe.
3.4.1 Bus Error Operation
A bus error is recognized when HALTIB is negated and BERRB is asserted, either alone or
with DTACKB.
When the bus error condition is recognized, the current bus cycle is terminated in state 9
(S9) (only BERRB is asserted) or in state 7 (S7) (BERRB and DTACKB are asserted) for a
read cycle or a write cycle. The bus cycle is terminated in state 11 (S11) for the read portion
of a read-modify-write cycle. For the write portion of a read-modify-write cycle, the bus cycle
is terminated in state 21 (S21) (only BERRB is asserted) or in state 19 (S19) (BERRB and
DTACKB are asserted). As long as BERRB remains asserted, the data bus is in the high-
impedance state. Figure 3-25 shows the timing for the normal bus error.
After the aborted bus cycle is terminated and BERRB is negated, the SCM68000 enters ex-
ception processing for the bus error exception. During the exception processing sequence,
the following information is placed on the supervisor stack:
1. Status register
2. Program counter (two words, which may be up to five words past the instruction being
executed)
3. Error information
The first two items are identical to the information stacked by any other exception. The
SCM68000 stacks bus error information to help determine and to correct the error.
After the SCM68000 has placed the required information on the stack, the bus error excep-
tion vector is read from vector table entry 2 (offset $08) and placed in the program counter.
The SCM68000 resumes execution at the address in the vector, which is the first instruction
in the bus error handler routine.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
EC103B Sensitive SCRs
EC103B1 Sensitive SCRs
EC103B2 Sensitive SCRs
EC103B3 Sensitive SCRs
EC103D175 Thyristor Product Catalog
相关代理商/技术参数
参数描述
EC0010-000 制造商:TE Connectivity 功能描述:EC0010-000
EC001031 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering
EC001121 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin
EC001283 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting
EC0013-000 制造商:TE Connectivity 功能描述:EC0013-000