- 您现在的位置：买卖IC网 > PDF目录97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF资料下载
参数资料
| 型号： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用户手册（SCM68000） |
| 文件页数： | 83/145页 |
| 文件大小： | 829K |
| 代理商： | EC000UM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页
MOTOROLA
EC000 CORE PROCESSOR USER’S MANUAL
3-1
SECTION 3
BUS OPERATION
This section describes control signals and bus operation during data transfer operations,
bus arbitration, and bus error and halt conditions.
NOTE
The terms
assertion and negation are used extensively in this
manual to avoid confusion when describing a mixture of “active-
low” and “active-high” signals. The term
assert or assertion is
used to indicate that a signal is active or true, independently of
whether that level is represented by a high or low voltage. The
term
negate or negation is used to indicate that a signal is inac-
tive or false.
3.1 DATA TRANSFER OPERATIONS
Transfer of data between devices involves the following signals:
1. Address bus (A31–A0)
2. Data bus (D7–D0 and/or D15–D8)
3. Control signals
The address and data buses are separate parallel buses used to transfer data using an
asynchronous bus protocol. Control signals indicate the beginning and type of a bus cycle
as well as the address space and size of the transfer. The selected device then controls the
length of the cycle by terminating it using the control signals. In all bus cycles, the bus master
assumes responsibility for de-skewing the acknowledge and data signals from the slave
device.
The SCM68000 (EC000 core)1 operates in either of two modes: 8-bit or 16-bit mode. The 8-
bit mode is selected by grounding the MODE pin while the 16-bit mode is selected by pulling
the MODE pin to a logic high (see 2.7.4 Mode (MODE) for more information on the MODE
signal).
During operation in the 8-bit mode, all bus cycles use LDSB, and one byte of data is trans-
ferred on data bus bits D7 through D0. UDSB is never asserted, and data bus bits D15
through D8 are undefined. For word or long-word operations, data is transferred in two and
four bus cycles, respectively.
1. The SCM68000 is the name of the Verilog model for the EC000 core. The remainder of this section will
refer to the EC000 core as only the SCM68000.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全称:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
发布紧急采购，3分钟左右您将得到回复。