参数资料
| 型号： | EFM32TG210F32 |
| 厂商： | Energy Micro |
| 文件页数： | 62/136页 |
| 文件大小： | 0K |
| 描述： | MCU 32BIT 32KB FLASH 32-QFN |
| 特色产品： | EFM32 Tiny Gecko |
| 标准包装： | 1 |
| 系列： | Tiny Gecko |
| 核心处理器： | ARM? Cortex?-M3 |
| 芯体尺寸： | 32-位 |
| 速度： | 32MHz |
| 连通性： | EBI/EMI，I²C，IrDA，智能卡，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，DMA，POR，PWM，WDT |
| 输入/输出数： | 24 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 4K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 3.8 V |
| 数据转换器： | A/D 4x12b，D/A 1x12b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VQFN 裸露焊盘 |
| 包装： | 标准包装 |
| 其它名称： | 914-1034-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页当前第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
31
www.energymicro.com
if the register is 0 the processor stops executing instructions and enters sleep mode
if the register is 1 the processor clears the register to 0 and continues executing instructions without
entering sleep mode.
See Section 3.10.11 (p. 86) for more information.
If the event register is 1, this indicate that the processor must not enter sleep mode on execution
of a WFE instruction. Typically, this is because the processor has executed an SEV instruction, see
Section 3.10.9 (p. 85) . Software cannot access this register directly.
2.5.1.3 Sleep-on-exit
If the SLEEPONEXIT bit of the SCR is set to 1, when the processor completes the execution of an
exception handler it returns to Thread mode and immediately enters sleep mode. Use this mechanism
in applications that only require the processor to run when an exception occurs.
2.5.2 Wakeup from sleep mode
The conditions for the processor to wakeup depend on the mechanism that cause it to enter sleep mode.
2.5.2.1 Wakeup from WFI or sleep-on-exit
Normally, the processor wakes up only when it detects an exception with sufficient priority to cause
exception entry.
Some embedded systems might have to execute system restore tasks after the processor wakes up, and
before it executes an interrupt handler. To achieve this set the PRIMASK bit to 1 and the FAULTMASK
bit to 0. If an interrupt arrives that is enabled and has a higher priority than current exception priority,
the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK
to zero. For more information about PRIMASK and FAULTMASK see Section 2.1.3.6 (p. 11) .
2.5.2.2 Wakeup from WFE
The processor wakes up if:
it detects an exception with sufficient priority to cause exception entry
in a multiprocessor system, another processor in the system executes an SEV instruction.
In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and
wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception
entry. For more information about the SCR see Section 4.3.7 (p. 100) .
2.5.3 The Wakeup Interrupt Controller
The Wakeup Interrupt Controller (WIC) is a peripheral that can detect an interrupt and wake the
processor from deep sleep mode. The WIC is enabled only when the DEEPSLEEP bit in the SCR is
set to 1, see Section 4.3.7 (p. 100) .
The WIC is not programmable, and does not have any registers or user interface. It operates entirely
from hardware signals.
When the WIC is enabled and the processor enters deep sleep mode, the power management unit
in the system can power down most of the Cortex-M3 processor. This has the side effect of stopping
the SysTick timer. When the WIC receives an interrupt, it takes a number of clock cycles to wakeup
the processor and restore its state, before it can process the interrupt. This means interrupt latency is
increased in deep sleep mode.
Note
相关PDF资料 |
PDF描述 |
|---|---|
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
| MC68HC11F1CFN2 | IC MCU 512 EEPROM 2MHZ 68-PLCC |
| MC68HC11F1CFN3 | IC MCU 512 EEPROM 3MHZ 68-PLCC |
| MC68HC11F1CFN4 | IC MCU 512 EEPROM 4MHZ 68-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EFM32TG210F32-QFN32 | 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Cut TR (SOS) 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
| EFM32TG210F32-QFN32T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays |
| EFM32TG210F32-QFN32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
| EFM32-TG210F32-SK | 功能描述:IC MICRO KIT GECKO 32QFN RoHS:是 类别:套件 >> 半导体产品 - IC 元件分类 系列:Tiny Gecko 其它有关文件:NXPLOGIC2-KIT-ND Contents 标准包装:1 系列:74AUP 套件类型:逻辑 值:180 件 - 18 种值各 10 件 包装:- 安装类型:表面贴装 包括封装:6-XSON，8-XSON，8-XQFN 产品目录页面:2653 (CN2011-ZH PDF) 工具箱内容:(10) 568-4391-1-ND - IC GATE MULT-FUNC CONFIG 6-XSON(10) 568-4390-1-ND - IC CONFIG MULT-FUNC GATE 6-XSON(10) 568-4389-1-ND - IC GATE DUAL FUNCTION 8-XSON(10) 568-4388-1-ND - IC GATE DUAL FUNCTION 8-XQFN(10) 568-4387-1-ND - IC F-F D-TYPE POS EDGE 8-XSON(10) 568-4386-1-ND - IC F-F D-TYPE POS EDGE 8-XQFN(10) 568-4385-1-ND - IC CONFIG MULTI-FUNC GATE 6-XSON(10) 568-4384-1-ND - IC EX-OR GATE 3-IN 6-XSON(10) 568-4383-1-ND - IC F-F D-TYPE POS EDGE 6-XSON(10) 568-4382-1-ND - IC LATCH D-TYPE 6-XSON更多... 其它名称:NXPLOGIC2-KIT |
| EFM32TG210F32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
发布紧急采购，3分钟左右您将得到回复。