Altera Corporation
3
Preliminary Information
APEX 20K Programmable Logic Device Family Data Sheet
s
Advanced interconnect structure
–
Four-level hierarchical FastTrack Interconnect structure
providing fast, predictable interconnect delays
–
Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
–
Dedicated cascade chain that implements high-speed,
high-fan-in logic functions (automatically used by software tools
and megafunctions)
–
Interleaved local interconnect allows one LE to drive 29 other
LEs through the fast local interconnect
s
Advanced packaging options
–
Available in a variety of packages with 144 to 1,020 pins (see
–
FineLine BGATM packages maximize board space efficiency
–
SameFrameTM pin migration providing migration capability
across device densities and package sizes
s
Advanced software support
–
Software design support and automatic place-and-route
provided by the Altera QuartusTM development system for
Windows-based PCs, Sun SPARCstations, and HP 9000
Series 700/800 workstations
–
Altera MegaCoreTM functions and Altera Megafunction Partners
Program (AMPPSM) megafunctions
–
NativeLinkTM integration with popular synthesis, simulation,
and timing analysis tools
–
Quartus SignalTapTM embedded logic analyzer simplifies
in-system design evaluation by giving access to internal nodes
during device operation
–
Supports popular revision-control software packages including
PVCS, RCS, and SCCS