- 您现在的位置：买卖IC网 > PDF目录299030 > EP20K100BI324-3 (ALTERA CORP) LOADABLE PLD, PBGA324 PDF资料下载
参数资料
| 型号： | EP20K100BI324-3 |
| 厂商： | ALTERA CORP |
| 元件分类： | PLD |
| 英文描述： | LOADABLE PLD, PBGA324 |
| 文件页数： | 25/68页 |
| 文件大小： | 975K |
| 代理商： | EP20K100BI324-3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
31
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
7.1.5
ADC Clock – clk
ADC
The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks
in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion
results.
7.2
Clock Sources
The device has the following clock source options, selectable by Flash Fuse bits as illustrated
Table 7-1. The clock from the selected source is input to the AVR clock generator, and routed to
the appropriate modules.
Note:
1. For all fuses “1” means unprogrammed while “0” means programmed.
The various choices for each clocking option is given in the following sections. When the CPU
wakes up from Power-down or Power-save, the selected clock source is used to time the start-
Table 7-1.
Device Clocking Options Select(1) AT90PWM2/3
Device Clocking Option
CKSEL3..0
External Crystal/Ceramic Resonator
1111 - 1000
Reserved
0111- 0100
PLL output divided by 4 : 16 MHz
0011
Calibrated Internal RC Oscillator
0010
Reserved
0001
External Clock
0000
Table 7-2.
Device Clocking Options Select AT90PWM2B/3B
Device Clocking Option
System
Clock
PLL Input
CKSEL3..0
(1)
1.For all fuses “1” means unprogrammed while “0” means programmed
External Crystal/Ceramic Resonator
Ext Osc (2)
2.Ext Osc : External Osc
RC Osc (3)
3.RC Osc : Internal RC Oscillator
1111 - 1000
PLL output divided by 4 : 16 MHz / External
Crystal/Ceramic Resonator/ PLL driven by External Crystal
/Ceramic Resonator
Ext Osc
0100
PLL output divided by 4 : 16 MHz / PLL driven by External
Crystal/Ceramic Resonator
PLL / 4
Ext Osc
0101
Reserved
N/A
0111- 0110
PLL output divided by 4 : 16 MHz
PLL / 4
RC Osc
0011
Calibrated Internal RC Oscillator
RC Osc
0010
PLL output divided by 4 : 16 MHz / PLL driven by External
clock
PLL / 4
Ext Clk (4)
4.Ext Clk : External Clock Input
0001
External Clock
Ext Clk
RC Osc
0000
相关PDF资料 |
PDF描述 |
|---|---|
| EP20K100BC484-1 | LOADABLE PLD, PBGA484 |
| EP20K100BC484-2 | LOADABLE PLD, PBGA484 |
| EP20K100BC484-3 | LOADABLE PLD, PBGA484 |
| EP20K100BI484-1 | LOADABLE PLD, PBGA484 |
| EP20K100BI484-2 | LOADABLE PLD, PBGA484 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP20K100BI356-1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| EP20K100BI356-1ES | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA |
| EP20K100BI356-2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| EP20K100BI356-2ES | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA |
| EP20K100BI356-3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
发布紧急采购，3分钟左右您将得到回复。